



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,


Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	69
Number of Gates	6000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-plg84i


Contents

1	Revision History	1
1.1	Revision 15.0	1
1.2	Revision 14.0	1
1.3	Revision 13.0	1
1.4	Revision 12.0	1
1.5	Revision 11.0	1
1.6	Revision 10.0	1
1.7	Revision 9.0	2
1.8	Revision 6.0	2
2	40MX and 42MX FPGA Families	1
2.1	Features	1
2.1.1	High Capacity	1
2.1.2	High Performance	1
2.1.3	HiRel Features	1
2.1.4	Ease of Integration	1
2.2	Product Profile	1
2.3	Ordering Information	3
2.4	Plastic Device Resources	4
2.5	Ceramic Device Resources	4
2.6	Temperature Grade Offerings	5
2.7	Speed Grade Offerings	5
3	40MX and 42MX FPGAs	6
3.1	General Description	6
3.2	MX Architectural Overview	6
3.2.1	Logic Modules	6
3.2.2	Dual-Port SRAM Modules	8
3.2.3	Routing Structure	9
3.2.4	Clock Networks	10
3.2.5	MultiPlex I/O Modules	11
3.3	Other Architectural Features	12
3.3.1	Performance	12
3.3.2	User Security	12
3.3.3	Programming	12
3.3.4	Power Supply	13
3.3.5	Power-Up/Down in Mixed-Voltage Mode	13
3.3.6	Transient Current	13
3.3.7	Low Power Mode	14
3.4	Power Dissipation	14
3.4.1	General Power Equation	14
3.4.2	Static Power Component	14
3.4.3	Active Power Component	14
3.4.4	Equivalent Capacitance	15
3.4.5	C_{EQ} Values for Microsemi MX FPGAs	15
3.4.6	Test Circuitry and Silicon Explorer II Probe	16
3.4.7	Design Consideration	17
3.4.8	IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry	17
3.4.9	JTAG Mode Activation	19
3.4.10	TRST Pin and TAP Controller Reset	19

Figure 51	BG272	145
Figure 52	PG132	153
Figure 53	CQ172	158

Figure 2 • 42MX C-Module Implementation

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

Figure 3 • 42MX C-Module Implementation

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

3.6.1 Application Notes

- AC278: *BSDL Files Format Description*
- AC225: *Programming Antifuse Devices*
- AC168: *Implementation of Security in Microsemi Antifuse FPGAs*

3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

3.6.3 Miscellaneous

Libero IDE Flow Diagram

3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

Table 12 • Absolute Maximum Ratings for 40MX Devices*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC+0.5	V
VO	Output Voltage	-0.5 to VCC+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 13 • Absolute Maximum Ratings for 42MX Devices*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

3.9.1 Mixed 5.0V/3.3V Electrical Specifications

Table 22 • Mixed 5.0V/3.3V Electrical Specifications

Symbol	Parameter	Commercial		Commercial –F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH ¹	IOH = -10 mA	2.4		2.4				2.4		V
	IOH = -4 mA					2.4		2.4		V
VOL ¹	IOL = 10 mA	0.5		0.5				0.4		V
	IOL = 6 mA					0.4		0.4		V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH ²		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V	-10		-10		-10		-10		µA
IH	VIN = 2.7 V	-10		-10		-10		-10		µA
Input Transition Time, T _R and T _F		500		500		500		500		ns
C _{IO}	I/O Capacitance	10		10		10		10		pF
Standby Current, ICC ³	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	20		25		25		25		mA
Low Power Mode Standby Current		0.5		ICC – 5.0		ICC – 5.0		ICC – 5.0		mA
IIO I/O source sink	Can be derived from the <i>IBIS model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) current									

1. Only one output tested at a time. VCCI = min.

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V


3. All outputs unloaded. All inputs = VCCI or GND

3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

Table 23 • DC Specification (5.0 V PCI Signaling)¹

Symbol	Parameter	PCI		MX		Units	
		Condition	Min.	Max.	Min.		
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 ²	V
VIH ³	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
IIH	Input High Leakage Current	VIN = 2.7 V		70	—	10	µA
IIL	Input Low Leakage Current	VIN=0.5 V		-70	—	-10	µA
VOH	Output High Voltage	IOUT = -2 mA IOUT = -6 mA	2.4		3.84		V
VOL	Output Low Voltage	IOUT = 3 mA, 6 mA	0.55		—	0.33	V

Figure 20 • 42MX Timing Model (SRAM Functions)

Note: Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions.

3.10.1 Parameter Measurement

The following figures show parameter measurement details.




Figure 21 • Output Buffer Delays

Figure 35 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCC = 5.0 V)

Note: This derating factor applies to all routing and propagation delays

Table 30 • 42MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCCA = 3.3 V)

42MX Voltage	Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
3.00	0.97	1.00	1.10	1.15	1.32	1.36	1.45
3.30	0.84	0.87	0.96	1.00	1.15	1.18	1.26
3.60	0.81	0.84	0.92	0.96	1.10	1.13	1.21

Figure 36 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCCA = 3.3 V)


Note: This derating factor applies to all routing and propagation delays

Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V)

40MX Voltage	Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
3.00	1.08	1.12	1.21	1.26	1.50	1.64	2.00
3.30	0.86	0.89	0.96	1.00	1.19	1.30	1.59

Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$)

		Temperature						
40MX Voltage	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C	
3.60	0.83	0.85	0.92	0.96	1.14	1.25	1.53	

Figure 37 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$)

Note: This derating factor applies to all routing and propagation delays

3.11.5 PCI System Timing Specification

The following tables list the critical PCI timing parameters and the corresponding timing parameters for the MX PCI-compliant devices.

3.11.6 PCI Models

Microsemi provides synthesizable VHDL and Verilog-HDL models for a PCI Target interface, a PCI Target and Target+DMA Master interface. Contact the Microsemi sales representative for more details.

Table 32 • Clock Specification for 33 MHz PCI

Symbol	Parameter	PCI		A42MX24		A42MX36		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{CYC}	CLK Cycle Time	30	—	4.0	—	4.0	—	ns
t_{HIGH}	CLK High Time	11	—	1.9	—	1.9	—	ns
t_{LOW}	CLK Low Time	11	—	1.9	—	1.9	—	ns

Table 33 • Timing Parameters for 33 MHz PCI

Symbol	Parameter	PCI		A42MX24		A42MX36		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{VAL}	CLK to Signal Valid—Bused Signals	2	11	2.0	9.0	2.0	9.0	ns
$t_{VAL(PTP)}$	CLK to Signal Valid—Point-to-Point	2^2	12	2.0	9.0	2.0	9.0	ns
t_{ON}	Float to Active	2	—	2.0	4.0	2.0	4.0	ns
t_{OFF}	Active to Float	—	28	—	8.3^1	—	8.3^1	ns
t_{SU}	Input Set-Up Time to CLK—Bused Signals	7	—	1.5	—	1.5	—	ns

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _P Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1	ns
	FO = 128	6.8		7.8		8.9		10.4		14.6	
f _{MAX} Maximum Frequency	FO = 16		113		105		96		83		50 MHz
	FO = 128		109		101		92		80		48
TTL Output Module Timing⁴											
t _{DLH} Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0 ns
t _{DHL} Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0 ns
t _{ENZH} Enable Pad Z to HIGH			5.2		6.0		6.8		8.1		11.3 ns
t _{ENZL} Enable Pad Z to LOW			6.6		7.6		8.6		10.1		14.1 ns
t _{ENHZ} Enable Pad HIGH to Z			11.1		12.8		14.5		17.1		23.9 ns
t _{ENLZ} Enable Pad LOW to Z			8.2		9.5		10.7		12.6		17.7 ns
d _{TLH} Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL} Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08 ns/pF

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{ENLZ}	Enable Pad LOW to Z	5.9	6.8	7.7	9.0	12.6	ns				
d _{TLH}	Delta LOW to HIGH	0.02	0.02	0.03	0.03	0.04	ns/pF				
d _{THL}	Delta HIGH to LOW	0.03	0.03	0.03	0.04	0.06	ns/pF				

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, V_{CC} = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays¹											
t _{IRD1}	FO = 1 Routing Delay		2.9		3.3		3.8		4.5		6.3 ns
t _{IRD2}	FO = 2 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t _{IRD3}	FO = 3 Routing Delay		4.4		5.0		5.7		6.7		9.4 ns
t _{IRD4}	FO = 4 Routing Delay		5.1		5.9		6.7		7.8		11.0 ns
t _{IRD8}	FO = 8 Routing Delay		8.0		9.3		10.5		12.4		17.2 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 16	6.4		7.4		8.4		9.9		13.8 ns
		FO = 128	6.4		7.4		8.4		9.9		13.8
t _{CKL}	Input HIGH to LOW	FO = 16	6.8		7.8		8.9		10.4		14.6 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t _{PWL}	Minimum Pulse Width LOW	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t _{CKSW}	Maximum Skew	FO = 16	0.6		0.6		0.7		0.8		1.2 ns
		FO = 128	0.8		0.9		1.0		1.2		1.6
t _P	Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
f _{MAX}	Maximum Frequency	FO = 16	113		105		96		83		50 MHz
		FO = 128	109		101		92		80		48
TTL Output Module Timing⁴											
t _{D LH}	Data-to-Pad HIGH		4.7		5.4		6.1		7.2		10.0 ns
t _{D HL}	Data-to-Pad LOW		5.6		6.4		7.3		8.6		12.0 ns
t _{EN ZH}	Enable Pad Z to HIGH		5.2		6.0		6.9		8.1		11.3 ns
t _{EN LZ}	Enable Pad Z to LOW		6.6		7.6		8.6		10.1		14.1 ns
t _{EN HZ}	Enable Pad HIGH to Z		11.1		12.8		14.5		17.1		23.9 ns
t _{EN LZ}	Enable Pad LOW to Z		8.2		9.5		10.7		12.6		17.7 ns
d _{TLH}	Delta LOW to HIGH		0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL}	Delta HIGH to LOW		0.04		0.04		0.05		0.06		0.08 ns/pF

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.4		3.8		4.3		5.1		7.1 ns
t _{DHL}	Data-to-Pad LOW		4.0		4.5		5.1		6.1		8.3 ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.1		4.6		5.5		7.6 ns
t _{ENZL}	Enable Pad Z to LOW		4.1		4.5		5.1		6.1		8.5 ns
t _{ENHZ}	Enable Pad HIGH to Z		6.9		7.6		8.6		10.2		14.2 ns
t _{ENLZ}	Enable Pad LOW to Z		7.5		8.3		9.4		11.1		15.5 ns
t _{GLH}	G-to-Pad HIGH		5.8		6.5		7.3		8.6		12.0 ns
t _{GHL}	G-to-Pad LOW		5.8		6.5		7.3		8.6		12.0 ns
t _{LSU}	I/O Latch Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.7		9.7		10.9		12.9		18.0 ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		12.2		13.5		15.4		18.1		25.3 ns
d _{TLH}	Capacity Loading, LOW to HIGH	0.00		0.00		0.00		0.10		0.01	ns/pF
d _{THL}	Capacity Loading, HIGH to LOW	0.09		0.10		0.10		0.10		0.10	ns/pF

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH	3.2	3.6	4.0	4.7	6.6	ns				
t _{DHL}	Data-to-Pad LOW	2.5	2.7	3.1	3.6	5.1	ns				
t _{ENZH}	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns				
t _{ENZL}	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns				
t _{ENHZ}	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns				
t _{GLH}	G-to-Pad HIGH	5.1	5.6	6.4	7.5	10.5	ns				
t _{GHL}	G-to-Pad LOW	5.1	5.6	6.4	7.5	10.5	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns				
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns				
d _{T LH}	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays¹											
t _{PD1}	Single Module	1.9	2.1	2.4	2.8	4.0	ns				
t _{CO}	Sequential Clock-to-Q	2.0	2.2	2.5	3.0	4.2	ns				
t _{GO}	Latch G-to-Q	1.9	2.1	2.4	2.8	4.0	ns				
t _{RS}	Flip-Flop (Latch) Reset-to-Q	2.2	2.4	2.8	3.3	4.6	ns				
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.1	1.2	1.4	1.6	2.3	ns				
t _{RD2}	FO = 2 Routing Delay	1.5	1.6	1.8	2.1	3.0	ns				
t _{RD3}	FO = 3 Routing Delay	1.8	2.0	2.3	2.7	3.8	ns				
t _{RD4}	FO = 4 Routing Delay	2.2	2.4	2.7	3.2	4.5	ns				
t _{RD8}	FO = 8 Routing Delay	3.6	4.0	4.5	5.3	7.5	ns				

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵ (Continued)											
t _{ENLZ}	Enable Pad LOW to Z	4.9	5.5	6.2	7.3	10.2	ns				
t _{GLH}	G-to-Pad HIGH	2.9	3.3	3.7	4.4	6.1	ns				
t _{GHL}	G-to-Pad LOW	2.9	3.3	3.7	4.4	6.1	ns				
t _{LSU}	I/O Latch Output Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t _{LH}	I/O Latch Output Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O	5.7	6.3	7.1	8.4	11.8	ns				
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O	7.8	8.6	9.8	11.5	16.1	ns				
d _{TLH}	Capacitive Loading, LOW to HIGH	0.07	0.08	0.09	0.10	0.14	ns/pF				
d _{THL}	Capacitive Loading, HIGH to LOW	0.07	0.08	0.09	0.10	0.14	ns/pF				

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.5		3.9		4.5		5.2		7.3 ns
t _{DHL}	Data-to-Pad LOW		2.5		2.7		3.1		3.6		5.1 ns
t _{ENZH}	Enable Pad Z to HIGH		2.7		3.0		3.3		3.9		5.5 ns
t _{ENZL}	Enable Pad Z to LOW		2.9		3.3		3.7		4.3		6.1 ns
t _{ENHZ}	Enable Pad HIGH to Z		5.3		5.8		6.6		7.8		10.9 ns
t _{ENLZ}	Enable Pad LOW to Z		4.9		5.5		6.2		7.3		10.2 ns
t _{GLH}	G-to-Pad HIGH		5.0		5.6		6.3		7.5		10.4 ns
t _{GHL}	G-to-Pad LOW		5.0		5.6		6.3		7.5		10.4 ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.7		6.3		7.1		8.4		11.8 ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.8		8.6		9.8		11.5		16.1 ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.07		0.08		0.09		0.10		0.14 ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.07		0.08		0.09		0.10		0.14 ns/pF

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay	1.9		2.1		2.3		2.7		3.8	ns
t _{PDD}	Internal Decode Module Delay	2.2		2.5		2.8		3.3		4.7	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.3		1.5		1.7		2.0		2.7	ns
t _{RD2}	FO = 2 Routing Delay	1.8		2.0		2.3		2.7		3.7	ns
t _{RD3}	FO = 3 Routing Delay	2.3		2.5		2.8		3.4		4.7	ns
t _{RD4}	FO = 4 Routing Delay	2.8		3.1		3.5		4.1		5.7	ns

Table 49 • PL84

PL84	Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
10	I/O		DCLK, I/O	DCLK, I/O	DCLK, I/O
11	I/O		I/O	I/O	I/O
12	NC		MODE	MODE	MODE
13	I/O		I/O	I/O	I/O
14	I/O		I/O	I/O	I/O
15	I/O		I/O	I/O	I/O
16	I/O		I/O	I/O	I/O
17	I/O		I/O	I/O	I/O
18	GND		I/O	I/O	I/O
19	GND		I/O	I/O	I/O
20	I/O		I/O	I/O	I/O
21	I/O		I/O	I/O	I/O
22	I/O		VCCA	VCCI	VCCI
23	I/O		VCCI	VCCA	VCCA
24	I/O		I/O	I/O	I/O
25	VCC		I/O	I/O	I/O
26	VCC		I/O	I/O	I/O
27	I/O		I/O	I/O	I/O
28	I/O		GND	GND	GND
29	I/O		I/O	I/O	I/O
30	I/O		I/O	I/O	I/O
31	I/O		I/O	I/O	I/O
32	I/O		I/O	I/O	I/O
33	VCC		I/O	I/O	I/O
34	I/O		I/O	I/O	TMS, I/O
35	I/O		I/O	I/O	TDI, I/O
36	I/O		I/O	I/O	WD, I/O
37	I/O		I/O	I/O	I/O
38	I/O		I/O	I/O	WD, I/O
39	I/O		I/O	I/O	WD, I/O
40	GND		I/O	I/O	I/O
41	I/O		I/O	I/O	I/O
42	I/O		I/O	I/O	I/O
43	I/O		VCCA	VCCA	VCCA
44	I/O		I/O	I/O	WD, I/O
45	I/O		I/O	I/O	WD, I/O
46	VCC		I/O	I/O	WD, I/O

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	58	I/O	WD, I/O	WD, I/O
	59	I/O	I/O	I/O
	60	VCCI	VCCI	VCCI
	61	NC	I/O	I/O
	62	NC	I/O	I/O
	63	I/O	I/O	I/O
	64	I/O	I/O	I/O
	65	I/O	I/O	QCLKA, I/O
	66	I/O	WD, I/O	WD, I/O
	67	NC	WD, I/O	WD, I/O
	68	NC	I/O	I/O
	69	I/O	I/O	I/O
	70	I/O	WD, I/O	WD, I/O
	71	I/O	WD, I/O	WD, I/O
	72	I/O	I/O	I/O
	73	I/O	I/O	I/O
	74	I/O	I/O	I/O
	75	I/O	I/O	I/O
	76	I/O	I/O	I/O
	77	I/O	I/O	I/O
	78	GND	GND	GND
	79	VCCA	VCCA	VCCA
	80	NC	VCCI	VCCI
	81	I/O	I/O	I/O
	82	I/O	I/O	I/O
	83	I/O	I/O	I/O
	84	I/O	I/O	I/O
	85	I/O	WD, I/O	WD, I/O
	86	I/O	WD, I/O	WD, I/O
	87	I/O	I/O	I/O
	88	I/O	I/O	I/O
	89	NC	I/O	I/O
	90	NC	I/O	I/O
	91	I/O	I/O	QCLKB, I/O
	92	I/O	I/O	I/O
	93	I/O	WD, I/O	WD, I/O
	94	I/O	WD, I/O	WD, I/O

Table 56 • VQ100

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCCA	VCCA
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	GND	GND
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	SDO, I/O	SDO, I/O
51	I/O	I/O
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	GND	GND
56	I/O	I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
158		CLKB, I/O	CLKB, I/O	CLKB, I/O
159		I/O	I/O	I/O
160		PRB, I/O	PRB, I/O	PRB, I/O
161		NC	I/O	WD, I/O
162		I/O	I/O	WD, I/O
163		I/O	I/O	I/O
164		I/O	I/O	I/O
165		NC	NC	WD, I/O
166		NC	I/O	WD, I/O
167		I/O	I/O	I/O
168		NC	I/O	I/O
169		I/O	I/O	I/O
170		NC	VCCI	VCCI
171		I/O	I/O	WD, I/O
172		I/O	I/O	WD, I/O
173		NC	I/O	I/O
174		I/O	I/O	I/O
175		DCLK, I/O	DCLK, I/O	DCLK, I/O
176		I/O	I/O	I/O


Figure 49 • CQ208

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	GND
53	GND
54	TMS, I/O
55	TDI, I/O
56	I/O
57	WD, I/O
58	WD, I/O
59	I/O
60	VCCI
61	I/O
62	I/O
63	I/O
64	I/O
65	QCLKA, I/O
66	WD, I/O
67	WD, I/O
68	I/O
69	I/O
70	WD, I/O
71	WD, I/O
72	I/O
73	I/O