



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	69
Number of Gates	6000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-pq100

Figure 51	BG272	145
Figure 52	PG132	153
Figure 53	CQ172	158

Tables

Table 1	Product profile	1
Table 2	Plastic Device Resources	4
Table 3	Ceramic Device Resources	4
Table 4	Temperature Grade Offerings	5
Table 5	Speed Grade Offerings	5
Table 6	Voltage Support of MX Devices	13
Table 7	Fixed Capacitance Values for MX FPGAs (pF)	16
Table 8	Device Configuration Options for Probe Capability	17
Table 9	Test Access Port Descriptions	18
Table 10	Supported BST Public Instructions	18
Table 11	Boundary Scan Pin Configuration and Functionality	19
Table 12	Absolute Maximum Ratings for 40MX Devices*	20
Table 13	Absolute Maximum Ratings for 42MX Devices*	20
Table 14	Recommended Operating Conditions	21
Table 15	5V TTL Electrical Specifications	21
Table 16	Absolute Maximum Ratings for 40MX Devices*	22
Table 17	Absolute Maximum Ratings for 42MX Devices*	22
Table 18	Recommended Operating Conditions	22
Table 19	3.3V LVTTL Electrical Specifications	23
Table 20	Absolute Maximum Ratings*	23
Table 21	Recommended Operating Conditions	24
Table 22	Mixed 5.0V/3.3V Electrical Specifications	25
Table 23	DC Specification (5.0 V PCI Signaling)	25
Table 24	AC Specifications (5.0V PCI Signaling)*	26
Table 25	DC Specification (3.3 V PCI Signaling)	27
Table 26	AC Specifications for (3.3 V PCI Signaling)*	27
Table 27	Package Thermal Characteristics	29
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $\text{VCCA} = 5.0 \text{ V}$)	38
Table 29	40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$, $\text{VCC} = 5.0 \text{ V}$)	38
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$, $\text{VCCA} = 3.3 \text{ V}$)	39
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $\text{VCC} = 3.3 \text{ V}$)	39
Table 32	Clock Specification for 33 MHz PCI	40
Table 33	Timing Parameters for 33 MHz PCI	40
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation)	41
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation)	43
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	46
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	49
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	52
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	56
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	60
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	64
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	67
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	71
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	75
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	75

Figure 13 • Silicon Explorer II Setup with 42MX**Table 8 • Device Configuration Options for Probe Capability**

Security Fuse(s) Programmed	Mode	PRA, PRB ¹	SDI, SDO, DCLK ¹
No	LOW	User I/Os ²	User I/Os ²
No	HIGH	Probe Circuit Outputs	Probe Circuit Inputs
Yes	—	Probe Circuit Secured	Probe Circuit Secured

1. Avoid using SDI, SDO, DCLK, PRA and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
2. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. See the Pin Descriptions, page 83 for information on unused I/O pins

3.4.7 Design Consideration

It is recommended to use a series 70Ω termination resistor on every probe connector (SDI, SDO, MODE, DCLK, PRA and PRB). The 70Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.

3.4.8 IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry

42MX24 and 42MX36 devices are compatible with IEEE Standard 1149.1 (informally known as Joint Testing Action Group Standard or JTAG), which defines a set of hardware architecture and mechanisms for cost-effective board-level testing. The basic MX boundary-scan logic circuit is composed of the TAP (test access port), TAP controller, test data registers and instruction register (Figure 14, page 18). This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD and BYPASS) and some optional instructions. Table 9, page 18 describes the ports that control JTAG testing, while Table 10, page 18 describes the test instructions supported by these MX devices.

Each test section is accessed through the TAP, which has four associated pins: TCK (test clock input), TDI and TDO (test data input and output), and TMS (test mode selector).

The TAP controller is a four-bit state machine. The '1's and '0's represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles.

42MX24 and 42MX36 devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (lowest significant byte (LSB), ID number, part number and version). The boundary-scan register observes and controls the state of each I/O pin.

3.9.1 Mixed 5.0V/3.3V Electrical Specifications

Table 22 • Mixed 5.0V/3.3V Electrical Specifications

Symbol	Parameter	Commercial		Commercial –F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH ¹	IOH = -10 mA	2.4		2.4				2.4		V
	IOH = -4 mA					2.4		2.4		V
VOL ¹	IOL = 10 mA	0.5		0.5				0.4		V
	IOL = 6 mA					0.4		0.4		V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH ²		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V	-10		-10		-10		-10		µA
IH	VIN = 2.7 V	-10		-10		-10		-10		µA
Input Transition Time, T_R and T_F		500		500		500		500		ns
C_{IO}	I/O Capacitance	10		10		10		10		pF
Standby Current, ICC^3	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	20		25		25		25		mA
Low Power Mode Standby Current		0.5		ICC – 5.0		ICC – 5.0		ICC – 5.0		mA
IIO I/O source sink	Can be derived from the <i>IBIS model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) current									

1. Only one output tested at a time. VCCI = min.
2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
3. All outputs unloaded. All inputs = VCCI or GND

3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

Table 23 • DC Specification (5.0 V PCI Signaling)¹

Symbol	Parameter	PCI		MX		Units	
		Condition	Min.	Max.	Min.		
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 ²	V
VIH ³	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
IIH	Input High Leakage Current	VIN = 2.7 V		70	—	10	µA
IIL	Input Low Leakage Current	VIN=0.5 V		-70	—	-10	µA
VOH	Output High Voltage	IOUT = -2 mA IOUT = -6 mA	2.4		3.84		V
VOL	Output Low Voltage	IOUT = 3 mA, 6 mA	0.55		—	0.33	V

Table 33 • Timing Parameters for 33 MHz PCI

Symbol	Parameter	PCI		A42MX24		A42MX36		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{SU(PTP)}$	Input Set-Up Time to CLK—Point-to-Point	10, 12 ²	–	1.5	–	1.5	–	ns
t_H	Input Hold to CLK	0	–	0	–	0	–	ns

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.
 2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)**

Parameter / Description	–3 Speed		–2 Speed		–1 Speed		Std Speed		–F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays											
t_{PD1}	Single Module	1.2	1.4	1.6	1.9	2.7	ns				
t_{PD2}	Dual-Module Macros	2.7	3.1	3.5	4.1	5.7	ns				
t_{CO}	Sequential Clock-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
t_{GO}	Latch G-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
t_{RS}	Flip-Flop (Latch) Reset-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
Logic Module Predicted Routing Delays¹											
t_{RD1}	FO = 1 Routing Delay	1.3	1.5	1.7	2.0	2.8	ns				
t_{RD2}	FO = 2 Routing Delay	1.8	2.1	2.4	2.8	3.9	ns				
t_{RD3}	FO = 3 Routing Delay	2.3	2.7	3.0	3.6	5.0	ns				
t_{RD4}	FO = 4 Routing Delay	2.9	3.3	3.7	4.4	6.1	ns				
t_{RD8}	FO = 8 Routing Delay	4.9	5.7	6.5	7.6	10.6	ns				
Logic Module Sequential Timing²											
t_{SUD}	Flip-Flop (Latch) Data Input Set-Up	3.1	3.5	4.0	4.7	6.6	ns				
t_{HD}^3	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns				
t_{SUENA}	Flip-Flop (Latch) Enable Set-Up	3.1	3.5	4.0	4.7	6.6	ns				
t_{HEN}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t_{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.8	4.3	5.0	7.0	ns				
t_{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	3.3	3.8	4.3	5.0	7.0	ns				
t_A	Flip-Flop Clock Input Period	4.8	5.6	6.3	7.5	10.4	ns				
f_{MAX}	Flip-Flop (Latch) Clock Frequency (FO = 128)	181	168	154	134	80	MHz				

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{ENLZ}	Enable Pad LOW to Z	5.9	6.8	7.7	9.0	12.6	ns				
d _{TLH}	Delta LOW to HIGH	0.02	0.02	0.03	0.03	0.04	ns/pF				
d _{THL}	Delta HIGH to LOW	0.03	0.03	0.03	0.04	0.06	ns/pF				

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{WCLKA} Flip-Flop (Latch) Clock Active Pulse Width	4.6		5.3		5.6		7.0		9.8		ns
t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width	4.6		5.3		5.6		7.0		9.8		ns
t _A Flip-Flop Clock Input Period	6.8		7.8		8.9		10.4		14.6		ns
f _{MAX} Flip-Flop (Latch) Clock Frequency (FO = 128)		109		101		92		80		48	MHz
Input Module Propagation Delays											
t _{I NYH} Pad-to-Y HIGH		1.0		1.1		1.3		1.5		2.1	ns
t _{I NYL} Pad-to-Y LOW		0.9		1.0		1.1		1.3		1.9	ns

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		1.0	1.2	1.3	1.6	2.2	ns			
t _{INYL}	Pad-to-Y LOW		0.8	0.9	1.0	1.2	1.7	ns			
t _{INGH}	G to Y HIGH		1.3	1.4	1.6	1.9	2.7	ns			
t _{INGL}	G to Y LOW		1.3	1.4	1.6	1.9	2.7	ns			
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.0	2.2	2.5	3.0	4.2	ns			
t _{IRD2}	FO = 2 Routing Delay		2.3	2.5	2.9	3.4	4.7	ns			
t _{IRD3}	FO = 3 Routing Delay		2.5	2.8	3.2	3.7	5.2	ns			
t _{IRD4}	FO = 4 Routing Delay		2.8	3.1	3.5	4.1	5.7	ns			
t _{IRD8}	FO = 8 Routing Delay		3.7	4.1	4.7	5.5	7.7	ns			
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	2.4	2.7	3.0	3.6	5.0	ns			
		FO = 256	2.7	3.0	3.4	4.0	5.5	ns			
t _{CKL}	Input HIGH to LOW	FO = 32	3.5	3.9	4.4	5.2	7.3	ns			
		FO = 256	3.9	4.3	4.9	5.7	8.0	ns			
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	1.2	1.4	1.5	1.8	2.5	ns			
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns			
t _{PWL}	Minimum Pulse Width LOW	FO = 32	1.2	1.4	1.5	1.8	2.5	ns			
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns			
t _{CKSW}	Maximum Skew	FO = 32	0.3	0.3	0.4	0.5	0.6	ns			
		FO = 256	0.3	0.3	0.4	0.5	0.6	ns			
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns			
		FO = 256	0.0	0.0	0.0	0.0	0.0	ns			
t _{HEXT}	Input Latch External Hold	FO = 32	2.3	2.6	3.0	3.5	4.9	ns			
		FO = 256	2.2	2.4	3.3	3.9	5.5	ns			
t _P	Minimum Period	FO = 32	3.4	3.7	4.0	4.7	7.8	ns			
		FO = 256	3.7	4.1	4.5	5.2	8.6	ns			
f _{MAX}	Maximum Frequency	FO = 32	296	269	247	215	129	MHz			
		FO = 256	268	244	224	195	117	MHz			

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵												
t _{DH}	Data-to-Pad HIGH	2.4		2.7		3.1		3.6		5.1		ns
t _{DHL}	Data-to-Pad LOW	2.8		3.2		3.6		4.2		5.9		ns
t _{ENZH}	Enable Pad Z to HIGH	2.5		2.8		3.2		3.8		5.3		ns
t _{ENZL}	Enable Pad Z to LOW	2.8		3.1		3.5		4.2		5.9		ns
t _{ENHZ}	Enable Pad HIGH to Z	5.2		5.7		6.5		7.6		10.7		ns
t _{ENLZ}	Enable Pad LOW to Z	4.8		5.3		6.0		7.1		9.9		ns
t _{GLH}	G-to-Pad HIGH	2.9		3.2		3.6		4.3		6.0		ns
t _{GHL}	G-to-Pad LOW	2.9		3.2		3.6		4.3		6.0		ns
t _{LSU}	I/O Latch Output Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t _{LH}	I/O Latch Output Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O	5.6		6.1		6.9		8.1		11.4		ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O	10.6		11.8		13.4		15.7		22.0		ns
d _{TLH}	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07		ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06		ns/pF

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)


Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Logic Module Sequential Timing^{3,4}											
t _{CO}	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t _{INGO}	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t _{ILA}	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Synchronous SRAM Operations (continued)											
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{RENSU}	Read Enable Set-Up	0.9	1.0	1.1	1.3	1.8	1.8	ns	ns	ns	ns
t _{RENH}	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	9.8	ns	ns	ns	ns
t _{WENSU}	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	7.8	ns	ns	ns	ns
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{BENS}	Block Enable Set-Up	3.9	4.3	4.9	5.7	8.0	8.0	ns	ns	ns	ns
t _{BENH}	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
Asynchronous SRAM Operations											
t _{RPD}	Asynchronous Access Time	11.3	12.6	14.3	16.8	23.5	ns	ns	ns	ns	ns
t _{RDADV}	Read Address Valid	12.3	13.7	15.5	18.2	25.5	ns	ns	ns	ns	ns
t _{ADSU}	Address/Data Set-Up Time	2.3	2.5	2.8	3.4	4.8	ns	ns	ns	ns	ns
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{RENSUA}	Read Enable Set-Up to Address Valid	0.9	1.0	1.1	1.3	1.8	ns	ns	ns	ns	ns
t _{RENHA}	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns	ns	ns	ns	ns
t _{WENSU}	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns	ns	ns	ns	ns
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{DOH}	Data Out Hold Time	1.8	2.0	2.1	2.5	3.5	ns	ns	ns	ns	ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y	1.4	1.6	1.8	2.1	3.0	ns	ns	ns	ns	ns
t _{INGO}	Input Latch Gate-to-Output	2.0	2.2	2.5	2.9	4.1	ns	ns	ns	ns	ns
t _{INH}	Input Latch Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{INSU}	Input Latch Set-Up	0.7	0.7	0.8	1.0	1.4	ns	ns	ns	ns	ns
t _{ILA}	Latch Active Pulse Width	6.5	7.3	8.2	9.7	13.5	ns	ns	ns	ns	ns

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	GND	GND
67	I/O	I/O
68	I/O	I/O

Figure 40 • PL84**Table 49 • PL84**

PL84				
Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O	I/O
2	I/O	CLKB, I/O	CLKB, I/O	CLKB, I/O
3	I/O	I/O	I/O	I/O
4	VCC	PRB, I/O	PRB, I/O	PRB, I/O
5	I/O	I/O	I/O	WD, I/O
6	I/O	GND	GND	GND
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	WD, I/O
9	I/O	I/O	I/O	WD, I/O

Figure 42 • PQ144






Table 51 • PQ144

PQ144	
Pin Number	A42MX09 Function
1	I/O
2	MODE
3	I/O
4	I/O
5	I/O

Figure 43 • PQ160**Table 52 • PQ160**

PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O
2	DCLK, I/O	DCLK, I/O	DCLK, I/O
3	NC	I/O	I/O
4	I/O	I/O	WD, I/O
5	I/O	I/O	WD, I/O
6	NC	VCCI	VCCI
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	NC	I/O	I/O
11	GND	GND	GND
12	NC	I/O	I/O
13	I/O	I/O	WD, I/O
14	I/O	I/O	WD, I/O
15	I/O	I/O	I/O
16	PRB, I/O	PRB, I/O	PRB, I/O
17	I/O	I/O	I/O
18	CLKB, I/O	CLKB, I/O	CLKB, I/O
19	I/O	I/O	I/O
20	VCCA	VCCA	VCCA

Figure 44 • PQ208**Table 53 • PQ208**


PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	1	GND	GND	GND
	2	NC	VCCA	VCCA
	3	MODE	MODE	MODE
	4	I/O	I/O	I/O
	5	I/O	I/O	I/O
	6	I/O	I/O	I/O
	7	I/O	I/O	I/O
	8	I/O	I/O	I/O
	9	NC	I/O	I/O
	10	NC	I/O	I/O
	11	NC	I/O	I/O
	12	I/O	I/O	I/O
	13	I/O	I/O	I/O
	14	I/O	I/O	I/O
	15	I/O	I/O	I/O
	16	NC	I/O	I/O
	17	VCCA	VCCA	VCCA
	18	I/O	I/O	I/O
	19	I/O	I/O	I/O
	20	I/O	I/O	I/O

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
163	WD, I/O
164	WD, I/O
165	I/O
166	QCLKA, I/O
167	I/O
168	I/O
169	I/O
170	I/O
171	I/O
172	VCCI
173	I/O
174	WD, I/O
175	WD, I/O
176	I/O
177	I/O
178	TDI, I/O
179	TMS, I/O
180	GND
181	VCCA
182	GND
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	I/O
189	I/O
190	I/O
191	I/O
192	VCCI
193	I/O
194	I/O
195	I/O
196	I/O
197	I/O
198	I/O
199	I/O

Table 56 • VQ100

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
93	I/O	I/O
94	GND	GND
95	I/O	I/O
96	I/O	I/O
97	I/O	I/O
98	I/O	I/O
99	I/O	I/O
100	DCLK, I/O	DCLK, I/O

Figure 48 • TQ176**Table 57 • TQ176**

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	GND	GND	GND
2	MODE	MODE	MODE
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	NC	NC	I/O
9	I/O	I/O	I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	GND
53	GND
54	TMS, I/O
55	TDI, I/O
56	I/O
57	WD, I/O
58	WD, I/O
59	I/O
60	VCCI
61	I/O
62	I/O
63	I/O
64	I/O
65	QCLKA, I/O
66	WD, I/O
67	WD, I/O
68	I/O
69	I/O
70	WD, I/O
71	WD, I/O
72	I/O
73	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
J9	GND
J10	GND
J11	GND
J12	GND
J17	VCCA
J18	I/O
J19	I/O
J20	I/O
K1	I/O
K2	I/O
K3	I/O
K4	VCCI
K9	GND
K10	GND
K11	GND
K12	GND
K17	I/O
K18	VCCA
K19	VCCA
K20	LP
L1	I/O
L2	I/O
L3	VCCA
L4	VCCA
L9	GND
L10	GND
L11	GND
L12	GND
L17	VCCI
L18	I/O
L19	I/O
L20	TCK, I/O
M1	I/O
M2	I/O
M3	I/O
M4	VCCI
M9	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
M10	GND
M11	GND
M12	GND
M17	I/O
M18	I/O
M19	I/O
M20	I/O
N1	I/O
N2	I/O
N3	I/O
N4	VCCI
N17	VCCI
N18	I/O
N19	I/O
N20	I/O
P1	I/O
P2	I/O
P3	I/O
P4	VCCA
P17	I/O
P18	I/O
P19	I/O
P20	I/O
R1	I/O
R2	I/O
R3	I/O
R4	VCCI
R17	VCCI
R18	I/O
R19	I/O
R20	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T17	VCCA
T18	I/O