



Welcome to [E-XFL.COM](http://www.e-xfl.com)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**



Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	69
Number of Gates	6000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-pq100m

Figure 5 • A42MX24 and A42MX36 D-Module Implementation**Figure 6 • A42MX36 Dual-Port SRAM Block**

3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.


3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.

Figure 16 • Typical Output Drive Characteristics (Based Upon Measured Data)

3.9.4 Junction Temperature (T_J)

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. The following equation can be used to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a(1)$$

EQ 4

where:


- T_a = Ambient Temperature
- ΔT = Temperature gradient between junction (silicon) and ambient
- $\Delta T = \theta_{ja} * P$ (2)
- P = Power
- θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in Table 27, page 29.

3.9.5 Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150°C.

Maximum power dissipation for commercial- and industrial-grade devices is a function of θ_{ja} .

Figure 20 • 42MX Timing Model (SRAM Functions)

Note: Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions.

3.10.1 Parameter Measurement

The following figures show parameter measurement details.




Figure 21 • Output Buffer Delays

Figure 30 • 42MX SRAM Write Operation

Note: Identical timing for falling edge clock

Figure 31 • 42MX SRAM Synchronous Read Operation

Note: Identical timing for falling edge clock



Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)

Figure 33 • 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)

3.10.7 Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45 µm lithography, offer nominal levels of 100 Ω resistance and 7.0 fF capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

3.11 Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent; actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer software utility or by performing simulation with post-layout delays.

3.11.1 Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Microsemi's Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

3.11.2 Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{ENLZ}	Enable Pad LOW to Z	5.9	6.8	7.7	9.0	12.6	ns				
d _{TLH}	Delta LOW to HIGH	0.02	0.02	0.03	0.03	0.04	ns/pF				
d _{THL}	Delta HIGH to LOW	0.03	0.03	0.03	0.04	0.06	ns/pF				

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵											
t _{DH}	Data-to-Pad HIGH	2.5	2.7	3.1	3.6	5.1	ns				
t _{DHL}	Data-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t _{ENZH}	Enable Pad Z to HIGH	2.6	2.9	3.3	3.9	5.5	ns				
t _{ENZL}	Enable Pad Z to LOW	2.9	3.2	3.7	4.3	6.1	ns				
t _{ENHZ}	Enable Pad HIGH to Z	4.9	5.4	6.2	7.3	10.2	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.3	5.9	6.7	7.9	11.1	ns				
t _{GLH}	G-to-Pad HIGH	2.6	2.9	3.3	3.8	5.3	ns				
t _{GHL}	G-to-Pad LOW	2.6	2.9	3.3	3.8	5.3	ns				
t _{LSU}	I/O Latch Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t _{LH}	I/O Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.2	5.8	6.6	7.7	10.8	ns				
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	7.4	8.2	9.3	10.9	15.3	ns				
d _{TLH}	Capacity Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d _{THL}	Capacity Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RD3}	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.7 ns
t _{RD4}	FO = 4 Routing Delay		1.6		1.7		2.0		2.3		3.2 ns
t _{RD8}	FO = 8 Routing Delay		2.6		2.9		3.2		3.8		5.3 ns
Logic Module Sequential Timing^{3,4}											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		0.3		0.4		0.4		0.5		0.7 ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.4		3.8		4.3		5.0		7.1	ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	4.5		5.0		5.6		6.6		9.2	ns
t _A	Flip-Flop Clock Input Period	6.8		7.6		8.6		10.1		14.1	ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Buffer Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency	215		195		179		156		94	MHz
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		1.1		1.2		1.3		1.6		2.2 ns
t _{INYL}	Pad-to-Y LOW		0.8		0.9		1.0		1.2		1.7 ns
t _{INGH}	G to Y HIGH		1.4		1.6		1.8		2.1		2.9 ns
t _{INGL}	G to Y LOW		1.4		1.6		1.8		2.1		2.9 ns
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		4.0 ns
t _{IRD2}	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3 ns
t _{IRD3}	FO = 3 Routing Delay		2.3		2.6		3.0		3.5		4.9 ns
t _{IRD4}	FO = 4 Routing Delay		2.6		3.0		3.3		3.9		5.4 ns
t _{IRD8}	FO = 8 Routing Delay		3.6		4.0		4.6		5.4		7.5 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4 ns
		FO = 384	2.9		3.2		3.6		4.3		6.0 ns
t _{CKL}	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 384	4.5		5.0		5.6		6.6		9.2 ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	3.2		3.5		4.0		4.7		6.6 ns
		FO = 384	3.7		4.1		4.6		5.4		7.6 ns

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PWL} Minimum Pulse Width LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns				
	FO = 384	6.2	6.9	7.9	9.2	12.9	ns				
t _{CKSW} Maximum Skew	FO = 32		0.5	0.5	0.6	0.7	1.0	ns			
	FO = 384		2.2	2.4	2.7	3.2	4.5	ns			
t _{SUEXT} Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns			
	FO = 384	0.0	0.0	0.0	0.0	0.0	0.0	ns			
t _{HEXT} Input Latch External Hold	FO = 32	3.9	4.3	4.9	5.7	8.0	ns				
	FO = 384	4.5	4.9	5.6	6.6	9.2	ns				
t _P Minimum Period	FO = 32	7.0	7.8	8.4	9.7	16.2	ns				
	FO = 384	7.7	8.6	9.3	10.7	17.8	ns				
f _{MAX} Maximum Frequency	FO = 32		142	129	119	103	62	MHz			
	FO = 384		129	117	108	94	56	MHz			
TTL Output Module Timing⁵											
t _{DLH} Data-to-Pad HIGH			3.5	3.9	4.4	5.2	7.3	ns			
t _{DHL} Data-to-Pad LOW			4.1	4.6	5.2	6.1	8.6	ns			
t _{ENZH} Enable Pad Z to HIGH			3.8	4.2	4.8	5.6	7.8	ns			
t _{ENZL} Enable Pad Z to LOW			4.2	4.6	5.3	6.2	8.7	ns			
t _{ENHZ} Enable Pad HIGH to Z			7.6	8.4	9.5	11.2	15.7	ns			
t _{ENLZ} Enable Pad LOW to Z			7.0	7.8	8.8	10.4	14.5	ns			
t _{GLH} G-to-Pad HIGH			4.8	5.3	6.0	7.2	10.0	ns			
t _{GHL} G-to-Pad LOW			4.8	5.3	6.0	7.2	10.0	ns			
t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading			8.0	8.9	10.1	11.9	16.7	ns			
t _{ACO} Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading			11.3	12.5	14.2	16.7	23.3	ns			
d _{TLH} Capacitive Loading, LOW to HIGH			0.04	0.04	0.05	0.06	0.08	ns/pF			
d _{THL} Capacitive Loading, HIGH to LOW			0.05	0.05	0.06	0.07	0.10	ns/pF			
CMOS Output Module Timing⁵											
t _{DLH} Data-to-Pad HIGH			4.5	5.0	5.6	6.6	9.3	ns			
t _{DHL} Data-to-Pad LOW			3.4	3.8	4.3	5.1	7.1	ns			
t _{ENZH} Enable Pad Z to HIGH			3.8	4.2	4.8	5.6	7.8	ns			
t _{ENZL} Enable Pad Z to LOW			4.2	4.6	5.3	6.2	8.7	ns			
t _{ENHZ} Enable Pad HIGH to Z			7.6	8.4	9.5	11.2	15.7	ns			
t _{ENLZ} Enable Pad LOW to Z			7.0	7.8	8.8	10.4	14.5	ns			
t _{GLH} G-to-Pad HIGH			7.1	7.9	8.9	10.5	14.7	ns			
t _{GHL} G-to-Pad LOW			7.1	7.9	8.9	10.5	14.7	ns			
t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading			8.0	8.9	10.1	11.9	16.7	ns			

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.0		1.1		1.3		1.5		2.1 ns
t _{INGO}	Input Latch Gate-to-Output		1.3		1.4		1.6		1.9		2.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{ILA}	Latch Active Pulse Width	4.7		5.2		5.9		6.9		9.7	ns

Table 49 • PL84

PL84	Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
10	I/O		DCLK, I/O	DCLK, I/O	DCLK, I/O
11	I/O		I/O	I/O	I/O
12	NC		MODE	MODE	MODE
13	I/O		I/O	I/O	I/O
14	I/O		I/O	I/O	I/O
15	I/O		I/O	I/O	I/O
16	I/O		I/O	I/O	I/O
17	I/O		I/O	I/O	I/O
18	GND		I/O	I/O	I/O
19	GND		I/O	I/O	I/O
20	I/O		I/O	I/O	I/O
21	I/O		I/O	I/O	I/O
22	I/O		VCCA	VCCI	VCCI
23	I/O		VCCI	VCCA	VCCA
24	I/O		I/O	I/O	I/O
25	VCC		I/O	I/O	I/O
26	VCC		I/O	I/O	I/O
27	I/O		I/O	I/O	I/O
28	I/O		GND	GND	GND
29	I/O		I/O	I/O	I/O
30	I/O		I/O	I/O	I/O
31	I/O		I/O	I/O	I/O
32	I/O		I/O	I/O	I/O
33	VCC		I/O	I/O	I/O
34	I/O		I/O	I/O	TMS, I/O
35	I/O		I/O	I/O	TDI, I/O
36	I/O		I/O	I/O	WD, I/O
37	I/O		I/O	I/O	I/O
38	I/O		I/O	I/O	WD, I/O
39	I/O		I/O	I/O	WD, I/O
40	GND		I/O	I/O	I/O
41	I/O		I/O	I/O	I/O
42	I/O		I/O	I/O	I/O
43	I/O		VCCA	VCCA	VCCA
44	I/O		I/O	I/O	WD, I/O
45	I/O		I/O	I/O	WD, I/O
46	VCC		I/O	I/O	WD, I/O

Table 52 • PQ160

PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	21	CLKA, I/O	CLKA, I/O	CLKA, I/O
	22	I/O	I/O	I/O
	23	PRA, I/O	PRA, I/O	PRA, I/O
	24	NC	I/O	WD, I/O
	25	I/O	I/O	WD, I/O
	26	I/O	I/O	I/O
	27	I/O	I/O	I/O
	28	NC	I/O	I/O
	29	I/O	I/O	WD, I/O
	30	GND	GND	GND
	31	NC	I/O	WD, I/O
	32	I/O	I/O	I/O
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	NC	VCCI	VCCI
	36	I/O	I/O	WD, I/O
	37	I/O	I/O	WD, I/O
	38	SDI, I/O	SDI, I/O	SDI, I/O
	39	I/O	I/O	I/O
	40	GND	GND	GND
	41	I/O	I/O	I/O
	42	I/O	I/O	I/O
	43	I/O	I/O	I/O
	44	GND	GND	GND
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	GND	GND	GND
	50	I/O	I/O	I/O
	51	I/O	I/O	I/O
	52	NC	I/O	I/O
	53	I/O	I/O	I/O
	54	NC	VCCA	VCCA
	55	I/O	I/O	I/O
	56	I/O	I/O	I/O
	57	VCCA	VCCA	VCCA

Table 52 • PQ160

PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	132	I/O	I/O	I/O
	133	I/O	I/O	I/O
	134	I/O	I/O	I/O
	135	NC	VCCA	VCCA
	136	I/O	I/O	I/O
	137	I/O	I/O	I/O
	138	NC	VCCA	VCCA
	139	VCCI	VCCI	VCCI
	140	GND	GND	GND
	141	NC	I/O	I/O
	142	I/O	I/O	I/O
	143	I/O	I/O	I/O
	144	I/O	I/O	I/O
	145	GND	GND	GND
	146	NC	I/O	I/O
	147	I/O	I/O	I/O
	148	I/O	I/O	I/O
	149	I/O	I/O	I/O
	150	NC	VCCA	VCCA
	151	NC	I/O	I/O
	152	NC	I/O	I/O
	153	NC	I/O	I/O
	154	NC	I/O	I/O
	155	GND	GND	GND
	156	I/O	I/O	I/O
	157	I/O	I/O	I/O
	158	I/O	I/O	I/O
	159	MODE	MODE	MODE
	160	GND	GND	GND

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
126	WD, I/O
127	I/O
128	VCCI
129	I/O
130	I/O
131	I/O
132	WD, I/O
133	WD, I/O
134	I/O
135	QCLKB, I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	WD, I/O
143	WD, I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	VCCI
151	VCCA
152	GND
153	I/O
154	I/O
155	I/O
156	I/O
157	I/O
158	I/O
159	WD, I/O
160	WD, I/O
161	I/O
162	I/O

Table 56 • VQ100

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCCA	VCCA
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	GND	GND
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	SDO, I/O	SDO, I/O
51	I/O	I/O
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	GND	GND
56	I/O	I/O

Table 58 • CQ208


CQ208	
Pin Number	A42MX36 Function
148	I/O
149	I/O
150	GND
151	I/O
152	I/O
153	I/O
154	I/O
155	I/O
156	I/O
157	GND
158	I/O
159	SDI, I/O
160	I/O
161	WD, I/O
162	WD, I/O
163	I/O
164	VCCI
165	I/O
166	I/O
167	I/O
168	WD, I/O
169	WD, I/O
170	I/O
171	QCLKD, I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	WD, I/O
177	WD, I/O
178	PRA, I/O
179	I/O
180	CLKA, I/O
181	I/O
182	VCCI
183	VCCA
184	GND

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
133	I/O
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	GND
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	I/O
153	I/O
154	I/O
155	VCCA
156	I/O
157	I/O
158	VCCA
159	VCCI
160	GND
161	I/O
162	I/O
163	I/O
164	I/O
165	GND
166	I/O
167	I/O
168	I/O
169	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
Y13	I/O
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	WD, I/O
Y19	GND
Y20	GND

Figure 52 • PG132

● Orientation Pin

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
-	PMPOUT
B2	I/O
A1	MODE
B1	I/O
D3	I/O
C2	I/O
C1	I/O
D2	I/O
D1	I/O
E2	I/O
E1	I/O
F3	I/O

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
F2	I/O
F1	I/O
G1	I/O
G4	VSV
H1	I/O
H2	I/O
H3	I/O
H4	I/O
J1	I/O
K1	I/O
L1	I/O
K2	I/O
M1	I/O
K3	I/O
L2	I/O
N1	I/O
L3	BININ
M2	BINOUT
N2	I/O
M3	I/O
L4	I/O
N3	I/O
M4	I/O
N4	I/O
M5	I/O
K6	I/O
N5	I/O
N6	I/O
L6	I/O
M6	I/O
M7	I/O
N7	I/O
N8	I/O
M8	I/O
L8	I/O
K8	I/O
N9	I/O

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
N10	I/O
M10	I/O
N11	I/O
L10	I/O
M11	I/O
N12	SDO
M12	I/O
L11	I/O
N13	I/O
M13	I/O
K11	I/O
L12	I/O
L13	I/O
K13	I/O
H10	I/O
J12	I/O
J13	I/O
H11	I/O
H12	I/O
H13	VKS
G13	VPP