



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 72 |
| Number of Gates | 14000 |
| Voltage - Supply | 3V ~ 3.6V, 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-1plg84i |

| | | |
|----------|--|-----|
| | VCCA = 3.0 V, T _J = 70°C) | 79 |
| Table 46 | Configuration of Unused I/Os | 84 |
| Table 47 | PL44 | 86 |
| Table 48 | PL68 | 88 |
| Table 49 | PL84 | 90 |
| Table 50 | PQ 100 | 93 |
| Table 51 | PQ144 | 97 |
| Table 52 | PQ160 | 102 |
| Table 53 | PQ208 | 107 |
| Table 54 | PQ240 | 113 |
| Table 55 | VQ80 | 120 |
| Table 56 | VQ100 | 123 |
| Table 57 | TQ176 | 126 |
| Table 58 | CQ208 | 132 |
| Table 59 | CQ256 | 138 |
| Table 60 | BG272 | 145 |
| Table 61 | PG132 | 153 |
| Table 62 | CQ172 | 158 |

2.4 Plastic Device Resources

Table 2 • Plastic Device Resources

| Device | User I/Os | | | | | | | | | | | |
|---------|----------------|----------------|----------------|-----------------|---------------------|-----------------|---------------------|-----------------|----------------|---------------------|---------------------|---------------------|
| | PLCC 44-Pin | PLCC 68-Pin | PLCC 84-Pin | PQFP 100-Pin | PQFP 144- Pin | PQFP 160-Pin | PQFP 208- Pin | PQFP 240-Pin | VQFP 80-Pin | VQFP 100- Pin | TQFP 176- Pin | PBGA 272- Pin |
| A40MX02 | 34 | 57 | – | 57 | – | – | – | – | 57 | – | – | – |
| A40MX04 | 34 | 57 | 69 | 69 | – | – | – | – | 69 | – | – | – |
| A42MX09 | – | – | 72 | 83 | 95 | 101 | – | – | – | 83 | 104 | – |
| A42MX16 | – | – | 72 | 83 | – | 125 | 140 | – | – | 83 | 140 | – |
| A42MX24 | – | – | 72 | – | – | 125 | 176 | – | – | – | 150 | – |
| A42MX36 | – | – | – | – | – | – | 176 | 202 | – | – | – | 202 |

Note: Package Definitions: PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array


2.5 Ceramic Device Resources

Table 3 • Ceramic Device Resources

| Device | User I/Os | | | |
|---------|--------------|--------------|--------------|--------------|
| | CPGA 132-Pin | CQFP 172-Pin | CQFP 208-Pin | CQFP 256-Pin |
| A42MX09 | 95 | | | |
| A42MX16 | | 131 | | |
| A42MX36 | | | 176 | 202 |


Note: Package Definitions: CQFP = Ceramic Quad Flat Pack

Figure 2 • 42MX C-Module Implementation



The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

Figure 3 • 42MX C-Module Implementation



3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

Table 25 • DC Specification (3.3 V PCI Signaling)¹

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|--------|----------------------------|-------------------|------|-----------|------|---------------------|-------|
| | | | Min. | Max. | Min. | Max. | |
| VCCI | Supply Voltage for I/Os | | 3.0 | 3.6 | 3.0 | 3.6 ² | V |
| VIH | Input High Voltage | | 0.5 | VCC + 0.5 | 0.5 | VCCI + 0.3 | V |
| VIL | Input Low Voltage | | -0.5 | 0.8 | -0.3 | 0.8 | V |
| IIH | Input High Leakage Current | VIN = 2.7 V | | 70 | | 10 | μA |
| IIL | Input Leakage Current | | | -70 | | -10 | μA |
| VOH | Output High Voltage | IOUT = -2 mA | 0.9 | | 3.3 | | V |
| VOL | Output Low Voltage | IOUT = 3 mA, 6 mA | | 0.1 | | 0.1 VCCI | V |
| CIN | Input Pin Capacitance | | | 10 | | 10 | pF |
| CCLK | CLK Pin Capacitance | | 5 | 12 | | 10 | pF |
| LPIN | Pin Inductance | | | 20 | | < 8 nH ³ | nH |

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.

2. Maximum rating for VCCI -0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

Table 26 • AC Specifications for (3.3 V PCI Signaling)*

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|----------|-----------------------|---------------------|-------------------------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| ICL | Low Clamp Current | -5 < VIN ≤ -1 | -25 + (VIN + 1) / 0.015 | | -60 | -10 | mA |
| Slew (r) | Output Rise Slew Rate | 0.2 V to 0.6 V load | 1 | 4 | 1.8 | 2.8 | V/ns |
| Slew (f) | Output Fall Slew Rate | 0.6 V to 0.2 V load | 1 | 4 | 2.8 | 4.0 | V/ns |

Note: *PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

Figure 22 • AC Test Loads




Figure 23 • Input Buffer Delays




Figure 24 • Module Delays






Figure 30 • 42MX SRAM Write Operation



Note: Identical timing for falling edge clock

Figure 31 • 42MX SRAM Synchronous Read Operation



Note: Identical timing for falling edge clock

Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)




Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|----------------------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| CMOS Output Module Timing¹ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | 3.9 | 4.5 | 5.1 | 6.05 | 8.5 | ns | | | | |
| t _{DHL} | Data-to-Pad LOW | 3.4 | 3.9 | 4.4 | 5.2 | 7.3 | ns | | | | |
| t _{ENZH} | Enable Pad Z to HIGH | 3.4 | 3.9 | 4.4 | 5.2 | 7.3 | ns | | | | |
| t _{ENZL} | Enable Pad Z to LOW | 4.9 | 5.6 | 6.4 | 7.5 | 10.5 | ns | | | | |
| t _{ENHZ} | Enable Pad HIGH to Z | 7.9 | 9.1 | 10.4 | 12.2 | 17.0 | ns | | | | |
| t _{ENLZ} | Enable Pad LOW to Z | 5.9 | 6.8 | 7.7 | 9.0 | 12.6 | ns | | | | |
| d _{TLH} | Delta LOW to HIGH | 0.03 | 0.04 | 0.04 | 0.05 | 0.07 | ns/pF | | | | |
| d _{THL} | Delta HIGH to LOW | 0.02 | 0.02 | 0.03 | 0.03 | 0.04 | ns/pF | | | | |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Propagation Delays | | | | | | | | | | | |
| t _{PD1} | Single Module | 1.7 | 2.0 | 2.3 | 2.7 | 3.7 | ns | | | | |
| t _{PD2} | Dual-Module Macros | 3.7 | 4.3 | 4.9 | 5.7 | 8.0 | ns | | | | |
| t _{CO} | Sequential Clock-to-Q | 1.7 | 2.0 | 2.3 | 2.7 | 3.7 | ns | | | | |
| t _{GO} | Latch G-to-Q | 1.7 | 2.0 | 2.3 | 2.7 | 3.7 | ns | | | | |
| t _{RS} | Flip-Flop (Latch) Reset-to-Q | 1.7 | 2.0 | 2.3 | 2.7 | 3.7 | ns | | | | |
| Logic Module Predicted Routing Delays¹ | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | 1.9 | 2.2 | 2.5 | 3.0 | 4.2 | ns | | | | |
| t _{RD2} | FO = 2 Routing Delay | 2.7 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | | |
| t _{RD3} | FO = 3 Routing Delay | 3.4 | 3.9 | 4.4 | 5.2 | 7.3 | ns | | | | |
| t _{RD4} | FO = 4 Routing Delay | 4.1 | 4.8 | 5.4 | 6.3 | 8.9 | ns | | | | |
| t _{RD8} | FO = 8 Routing Delay | 7.1 | 8.1 | 9.2 | 10.9 | 15.2 | ns | | | | |
| Logic Module Sequential Timing² | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | 4.3 | 5.0 | 5.6 | 6.6 | 9.2 | ns | | | | |
| t _{HD} ³ | Flip-Flop (Latch) Data Input Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 4.3 | 5.0 | 5.6 | 6.6 | 9.2 | ns | | | | |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|--|------|----------|------|----------|------|-----------|-------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| TTL Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | 3.4 | 3.8 | 4.3 | 5.1 | 6.1 | 7.1 | ns | | | |
| t _{DHL} | Data-to-Pad LOW | 4.0 | 4.5 | 5.1 | 6.1 | 7.1 | 8.3 | ns | | | |
| t _{ENZH} | Enable Pad Z to HIGH | 3.7 | 4.1 | 4.6 | 5.5 | 6.1 | 7.6 | ns | | | |
| t _{ENZL} | Enable Pad Z to LOW | 4.1 | 4.5 | 5.1 | 6.1 | 7.1 | 8.5 | ns | | | |
| t _{ENHZ} | Enable Pad HIGH to Z | 6.9 | 7.6 | 8.6 | 10.2 | 11.1 | 14.2 | ns | | | |
| t _{ENLZ} | Enable Pad LOW to Z | 7.5 | 8.3 | 9.4 | 11.1 | 12.0 | 15.5 | ns | | | |
| t _{GLH} | G-to-Pad HIGH | 5.8 | 6.5 | 7.3 | 8.6 | 9.4 | 12.0 | ns | | | |
| t _{GHL} | G-to-Pad LOW | 5.8 | 6.5 | 7.3 | 8.6 | 9.4 | 12.0 | ns | | | |
| t _{LSU} | I/O Latch Set-Up | 0.7 | 0.8 | 0.9 | 1.0 | 1.1 | 1.4 | ns | | | |
| t _{LH} | I/O Latch Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | 8.7 | 9.7 | 10.9 | 12.9 | 14.0 | 18.0 | ns | | | |
| t _{ACO} | Array Clock-to-Out (Pad-to-Pad),64 Clock Loading | 12.2 | 13.5 | 15.4 | 18.1 | 19.2 | 25.3 | ns | | | |
| d _{TLH} | Capacity Loading, LOW to HIGH | 0.00 | 0.00 | 0.00 | 0.10 | 0.10 | 0.01 | ns/pF | | | |
| d _{THL} | Capacity Loading, HIGH to LOW | 0.09 | 0.10 | 0.10 | 0.10 | 0.10 | 0.10 | ns/pF | | | |

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{ACO} Array Clock-to-Out (Pad-to-Pad),64 Clock Loading | | 11.3 | | 12.5 | | 14.2 | | 16.7 | | 23.3 | ns |
| d _{TLH} Capacitive Loading, LOW to HIGH | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 | ns/pF |
| d _{THL} Capacitive Loading, HIGH to LOW | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.10 | ns/pF |

1. For dual-module macros use tPD1 + tRD1 + taped, to + tRD1 + taped, or tPD1 + tRD1 + tusk, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Combinatorial Functions¹ | | | | | | | | | | | |
| t _{PD} Internal Array Module Delay | | 1.2 | | 1.3 | | 1.5 | | 1.8 | | 2.5 | ns |
| t _{PDD} Internal Decode Module Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 3.0 | ns |
| Logic Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{RD1} FO = 1 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.7 | ns |
| t _{RD2} FO = 2 Routing Delay | | 1.0 | | 1.2 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{RD3} FO = 3 Routing Delay | | 1.3 | | 1.4 | | 1.6 | | 1.9 | | 2.6 | ns |
| t _{RD4} FO = 4 Routing Delay | | 1.5 | | 1.7 | | 1.9 | | 2.2 | | 3.1 | ns |
| t _{RD5} FO = 8 Routing Delay | | 2.4 | | 2.7 | | 3.0 | | 3.6 | | 5.0 | ns |
| Logic Module Sequential Timing^{3, 4} | | | | | | | | | | | |
| t _{CO} Flip-Flop Clock-to-Output | | 1.3 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t _{GO} Latch Gate-to-Output | | 1.2 | | 1.3 | | 1.5 | | 1.8 | | 2.5 | ns |
| t _{SUD} Flip-Flop (Latch) Set-Up Time | | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.7 | ns |
| t _{HD} Flip-Flop (Latch) Hold Time | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{RO} Flip-Flop (Latch) Reset-to-Output | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | ns |
| t _{SUENA} Flip-Flop (Latch) Enable Set-Up | | 0.4 | | 0.5 | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{HENA} Flip-Flop (Latch) Enable Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{WCLKA} Flip-Flop (Latch) Clock Active Pulse Width | | 3.3 | | 3.7 | | 4.2 | | 4.9 | | 6.9 | ns |
| t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width | | 4.4 | | 4.8 | | 5.3 | | 6.5 | | 9.0 | ns |

Figure 39 • PL68




Table 48 • PL68

| PL68 | | |
|------------|------------------|------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 1 | I/O | I/O |
| 2 | I/O | I/O |
| 3 | I/O | I/O |
| 4 | VCC | VCC |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | I/O | I/O |
| 8 | I/O | I/O |
| 9 | I/O | I/O |
| 10 | I/O | I/O |
| 11 | I/O | I/O |
| 12 | I/O | I/O |
| 13 | I/O | I/O |
| 14 | GND | GND |
| 15 | GND | GND |
| 16 | I/O | I/O |
| 17 | I/O | I/O |
| 18 | I/O | I/O |
| 19 | I/O | I/O |
| 20 | I/O | I/O |
| 21 | VCC | VCC |
| 22 | I/O | I/O |
| 23 | I/O | I/O |

Table 49 • PL84

| PL84 | | | | |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A40MX04 Function | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 10 | I/O | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 11 | I/O | I/O | I/O | I/O |
| 12 | NC | MODE | MODE | MODE |
| 13 | I/O | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O | I/O |
| 18 | GND | I/O | I/O | I/O |
| 19 | GND | I/O | I/O | I/O |
| 20 | I/O | I/O | I/O | I/O |
| 21 | I/O | I/O | I/O | I/O |
| 22 | I/O | VCCA | VCCI | VCCI |
| 23 | I/O | VCCI | VCCA | VCCA |
| 24 | I/O | I/O | I/O | I/O |
| 25 | VCC | I/O | I/O | I/O |
| 26 | VCC | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O | I/O |
| 28 | I/O | GND | GND | GND |
| 29 | I/O | I/O | I/O | I/O |
| 30 | I/O | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O | I/O |
| 32 | I/O | I/O | I/O | I/O |
| 33 | VCC | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O | TMS, I/O |
| 35 | I/O | I/O | I/O | TDI, I/O |
| 36 | I/O | I/O | I/O | WD, I/O |
| 37 | I/O | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O | WD, I/O |
| 39 | I/O | I/O | I/O | WD, I/O |
| 40 | GND | I/O | I/O | I/O |
| 41 | I/O | I/O | I/O | I/O |
| 42 | I/O | I/O | I/O | I/O |
| 43 | I/O | VCCA | VCCA | VCCA |
| 44 | I/O | I/O | I/O | WD, I/O |
| 45 | I/O | I/O | I/O | WD, I/O |
| 46 | VCC | I/O | I/O | WD, I/O |


Table 50 • PQ 100

| PQ100 | | | | |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A40MX02 Function | A40MX04 Function | A42MX09 Function | A42MX16 Function |
| 56 | VCC | VCC | I/O | I/O |
| 57 | I/O | I/O | GND | GND |
| 58 | I/O | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O | I/O |
| 60 | I/O | I/O | I/O | I/O |
| 61 | I/O | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O | I/O |
| 63 | GND | GND | I/O | I/O |
| 64 | I/O | I/O | LP | LP |
| 65 | I/O | I/O | VCCA | VCCA |
| 66 | I/O | I/O | VCCI | VCCI |
| 67 | I/O | I/O | VCCA | VCCA |
| 68 | I/O | I/O | I/O | I/O |
| 69 | VCC | VCC | I/O | I/O |
| 70 | I/O | I/O | I/O | I/O |
| 71 | I/O | I/O | I/O | I/O |
| 72 | I/O | I/O | GND | GND |
| 73 | I/O | I/O | I/O | I/O |
| 74 | I/O | I/O | I/O | I/O |
| 75 | I/O | I/O | I/O | I/O |
| 76 | I/O | I/O | I/O | I/O |
| 77 | NC | NC | I/O | I/O |
| 78 | NC | NC | I/O | I/O |
| 79 | NC | NC | SDI, I/O | SDI, I/O |
| 80 | NC | I/O | I/O | I/O |
| 81 | NC | I/O | I/O | I/O |
| 82 | NC | I/O | I/O | I/O |
| 83 | I/O | I/O | I/O | I/O |
| 84 | I/O | I/O | GND | GND |
| 85 | I/O | I/O | I/O | I/O |
| 86 | GND | GND | I/O | I/O |
| 87 | GND | GND | PRA, I/O | PRA, I/O |
| 88 | I/O | I/O | I/O | I/O |
| 89 | I/O | I/O | CLKA, I/O | CLKA, I/O |
| 90 | CLK, I/O | CLK, I/O | VCCA | VCCA |
| 91 | I/O | I/O | I/O | I/O |
| 92 | MODE | MODE | CLKB, I/O | CLKB, I/O |

Table 53 • PQ208

| PQ208 | | | |
|-------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 206 | I/O | I/O | I/O |
| 207 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 208 | I/O | I/O | I/O |

Figure 45 • PQ240



Note: This figure shows the 240-Pin PQFP Package top view.

Table 54 • PQ240

| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 1 | I/O |
| 2 | DCLK, I/O |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | WD, I/O |
| 7 | WD, I/O |
| 8 | VCCI |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |

Table 54 • PQ240

| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 89 | VCCI |
| 90 | VCCA |
| 91 | LP |
| 92 | TCK, I/O |
| 93 | I/O |
| 94 | GND |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | I/O |
| 99 | I/O |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | I/O |
| 107 | I/O |
| 108 | VCCI |
| 109 | I/O |
| 110 | I/O |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | VCCA |
| 119 | GND |
| 120 | GND |
| 121 | GND |
| 122 | I/O |
| 123 | SDO, TDO, I/O |
| 124 | I/O |
| 125 | WD, I/O |

Table 54 • PQ240

| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 163 | WD, I/O |
| 164 | WD, I/O |
| 165 | I/O |
| 166 | QCLKA, I/O |
| 167 | I/O |
| 168 | I/O |
| 169 | I/O |
| 170 | I/O |
| 171 | I/O |
| 172 | VCCI |
| 173 | I/O |
| 174 | WD, I/O |
| 175 | WD, I/O |
| 176 | I/O |
| 177 | I/O |
| 178 | TDI, I/O |
| 179 | TMS, I/O |
| 180 | GND |
| 181 | VCCA |
| 182 | GND |
| 183 | I/O |
| 184 | I/O |
| 185 | I/O |
| 186 | I/O |
| 187 | I/O |
| 188 | I/O |
| 189 | I/O |
| 190 | I/O |
| 191 | I/O |
| 192 | VCCI |
| 193 | I/O |
| 194 | I/O |
| 195 | I/O |
| 196 | I/O |
| 197 | I/O |
| 198 | I/O |
| 199 | I/O |

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 96 | VCCA |
| 97 | GND |
| 98 | GND |
| 99 | I/O |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | I/O |
| 104 | I/O |
| 105 | WD, I/O |
| 106 | WD, I/O |
| 107 | I/O |
| 108 | I/O |
| 109 | WD, I/O |
| 110 | WD, I/O |
| 111 | I/O |
| 112 | QCLKA, I/O |
| 113 | I/O |
| 114 | GND |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | I/O |
| 119 | VCCI |
| 120 | I/O |
| 121 | WD, I/O |
| 122 | WD, I/O |
| 123 | I/O |
| 124 | I/O |
| 125 | I/O |
| 126 | I/O |
| 127 | GND |
| 128 | NC |
| 129 | NC |
| 130 | NC |
| 131 | GND |
| 132 | I/O |

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 133 | I/O |
| 134 | I/O |
| 135 | I/O |
| 136 | I/O |
| 137 | I/O |
| 138 | I/O |
| 139 | GND |
| 140 | I/O |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |
| 148 | I/O |
| 149 | I/O |
| 150 | I/O |
| 151 | I/O |
| 152 | I/O |
| 153 | I/O |
| 154 | I/O |
| 155 | VCCA |
| 156 | I/O |
| 157 | I/O |
| 158 | VCCA |
| 159 | VCCI |
| 160 | GND |
| 161 | I/O |
| 162 | I/O |
| 163 | I/O |
| 164 | I/O |
| 165 | GND |
| 166 | I/O |
| 167 | I/O |
| 168 | I/O |
| 169 | I/O |

Table 61 • PG132

| PG132 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| F2 | I/O |
| F1 | I/O |
| G1 | I/O |
| G4 | VSV |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| J1 | I/O |
| K1 | I/O |
| L1 | I/O |
| K2 | I/O |
| M1 | I/O |
| K3 | I/O |
| L2 | I/O |
| N1 | I/O |
| L3 | BININ |
| M2 | BINOUT |
| N2 | I/O |
| M3 | I/O |
| L4 | I/O |
| N3 | I/O |
| M4 | I/O |
| N4 | I/O |
| M5 | I/O |
| K6 | I/O |
| N5 | I/O |
| N6 | I/O |
| L6 | I/O |
| M6 | I/O |
| M7 | I/O |
| N7 | I/O |
| N8 | I/O |
| M8 | I/O |
| L8 | I/O |
| K8 | I/O |
| N9 | I/O |

Table 62 • CQ172

| | |
|----|--------|
| 21 | I/O |
| 22 | GND |
| 23 | VCCI |
| 24 | VSV |
| 25 | I/O |
| 26 | I/O |
| 27 | VCC |
| 28 | I/O |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | GND |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | GND |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | BININ |
| 45 | BINOUT |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | VCCI |
| 51 | I/O |
| 52 | I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | GND |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | I/O |

Table 62 • CQ172

| | |
|-----|-------|
| 138 | I/O |
| 139 | I/O |
| 140 | I/O |
| 141 | GND |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |
| 148 | PROBA |
| 149 | I/O |
| 150 | CLKA |
| 151 | VCC |
| 152 | GND |
| 153 | I/O |
| 154 | CLKB |
| 155 | I/O |
| 156 | PROBB |
| 157 | I/O |
| 158 | I/O |
| 159 | I/O |
| 160 | I/O |
| 161 | GND |
| 162 | I/O |
| 163 | I/O |
| 164 | I/O |
| 165 | I/O |
| 166 | VCCI |
| 167 | I/O |
| 168 | I/O |
| 169 | I/O |
| 170 | I/O |
| 171 | DCLK |