

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Detai	IS

E·XF

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	101
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-1pqg160

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figures

Figure 1	Ordering Information
Figure 2	42MX C-Module Implementation
Figure 3	42MX C-Module Implementation
Figure 4	42MX S-Module Implementation
Figure 5	A42MX24 and A42MX36 D-Module Implementation
Figure 6	A42MX36 Dual-Port SRAM Block
Figure 7	MX Routing Structure
Figure 8	Clock Networks of 42MX Devices
Figure 9	Quadrant Clock Network of A42MX36 Devices
Figure 10	42MX I/O Module
Figure 11	PCI Output Structure of A42MX24 and A42MX36 Devices
Figure 12	Silicon Explorer II Setup with 40MX
Figure 13	Silicon Explorer II Setup with 42MX
Figure 14	42MX IEEE 1149.1 Boundary Scan Circuitry
Figure 15	Device Selection Wizard
Figure 16	Typical Output Drive Characteristics (Based Upon Measured Data)
Figure 17	40MX Timing Model*
Figure 18	42MX Timing Model
Figure 19	42MX Timing Model (Logic Functions Using Quadrant Clocks)
Figure 20	42MX Timing Model (SRAM Functions)
Figure 21	Output Buffer Delays
Figure 22	AC Test Loads
Figure 23	Input Buffer Delays
Figure 24	Module Delays
Figure 25	Flip-Flops and Latches 34
Figure 26	Input Buffer Latches 34
Figure 27	Output Buffer Latches 35
Figure 28	Decode Module Timing 35
Figure 29	SRAM Timing Characteristics 35
Figure 30	42MX SRAM Write Operation 36
Figure 31	42MX SRAM Synchronous Read Operation 36
Figure 32	42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)
Figure 33	42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)
Figure 34	42MX Junction Temperature and Voltage Derating Curves
i iguio o i	(Normalized to $T_{L} = 25^{\circ}C$ VCCA = 5.0 V) 38
Figure 35	40MX Junction Temperature and Voltage Derating Curves
i iguio oo	(Normalized to $T_{L} = 25^{\circ}C$, VCC = 5.0 V) 39
Figure 36	42MX Junction Temperature and Voltage Derating Curves
i iguio oo	(Normalized to $T_{L} = 25^{\circ}C$ VCCA = 3.3 V) 39
Figure 37	40MX Junction Temperature and Voltage Derating Curves
i iguio or	(Normalized to $T_{L} = 25^{\circ}C$ VCC = 3.3 V) 40
Figure 38	PI 44
Figure 39	PI 68 88
Figure 40	PI 84 90
Figure 41	PQ100 93
Figure 42	PO144 97
Figure 43	PQ160 102
Figure 44	PQ208 107
Figure 45	PQ240 113
Figure 46	VQ80 120
Figure 47	VQ100 123
Figure 18	ΤΟ176
Figure 49	CO208 131
Figure 50	CQ256
99.0000	

Figure 51	BG272	145
Figure 52	PG132	153
Figure 53	CQ172	158

Figure 2 • 42MX C-Module Implementation



The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.





Figure 4 • 42MX S-Module Implementation



Up to 7-Input Function Plus D-Type Flip-Flop with Clear





Up to 7-Input Function Plus Latch



Up to 4-Input Function Plus Latch with Clear

Up to 8-Input Function (Same as C-Module)

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

3.6 Related Documents

The following sections give the list of related documents which can be refered for this datasheet.

3.6.1 Application Notes

- AC278: BSDL Files Format Description
- AC225: Programming Antifuse Devices
- AC168: Implementation of Security in Microsemi Antifuse FPGAs

3.6.2 User Guides and Manuals

- Antifuse Macro Library Guide
- Silicon Sculptor Programmers User Guide

3.6.3 Miscellaneous

Libero IDE Flow Diagram

3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

Table 12 • Absolute Maximum Ratings for 40MX Devices*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC+0.5	V
VO	Output Voltage	-0.5 to VCC+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 13 • Absolute Maximum Ratings for 42MX Devices*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

A sample calculation of the absolute maximum power dissipation allowed for a TQ176 package at commercial temperature and still air is given in the following equation

MaximumPowerAllowed =
$$\frac{\text{Max} \cdot \text{junction temp} \cdot (^{\circ}\text{C}) - \text{Max} \cdot \text{ambient temp} \cdot (^{\circ}\text{C})}{\theta_{ja}(^{\circ}(\text{C/W}))} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{(28^{\circ}\text{C})/\text{W}} = 2.86\text{W}$$

The maximum power dissipation for military-grade devices is a function of θ_{jc} . A sample calculation of the absolute maximum power dissipation allowed for CQFP 208-pin package at military temperature and still air is given in the following equation

MaximumPowerAllowed =
$$\frac{\text{Max} \cdot \text{junction temp} \cdot (^{\circ}\text{C}) - \text{Max} \cdot \text{ambient temp} \cdot (^{\circ}\text{C})}{\theta_{jc}(^{\circ}(\text{C}/\text{W}))} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{(6.3^{\circ}\text{C})/\text{W}} = 3.97\text{W}$$

EQ 6

EQ 5

Table 27 • Package Thermal Characteristics

			θ_{ja}			
Plastic Packages	Pin Count	θ_{jc}	Still Air	1.0 m/s 200 ft/min.	2.5 m/s 500 ft/min.	Units
Plastic Quad Flat Pack	100	12.0	27.8	23.4	21.2	°C/W
Plastic Quad Flat Pack	144	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	160	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	208	8.0	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack	240	8.5	25.6	22.3	20.8	°C/W
Plastic Leaded Chip Carrier	44	16.0	20.0	24.5	22.0	°C/W
Plastic Leaded Chip Carrier	68	13.0	25.0	21.0	19.4	°C/W
Plastic Leaded Chip Carrier	84	12.0	22.5	18.9	17.6	°C/W
Thin Plastic Quad Flat Pack	176	11.0	24.7	19.9	18.0	°C/W
Very Thin Plastic Quad Flat Pack	80	12.0	38.2	31.9	29.4	°C/W
Very Thin Plastic Quad Flat Pack	100	10.0	35.3	29.4	27.1	°C/W
Plastic Ball Grid Array	272	3.0	18.3	14.9	13.9	°C/W
Ceramic Packages						
Ceramic Pin Grid Array	132	4.8	25.0	20.6	18.7	°C/W
Ceramic Quad Flat Pack	208	2.0	22.0	19.8	18.0	°C/W
Ceramic Quad Flat Pack	256	2.0	20.0	16.5	15.0	°C/W

Table 35 •A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70° C)

			-3 Sp	beed	–2 Sp	beed	–1 Sp	beed	Std S	speed	–F S	peed	
Paramete	r / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RD1}	FO = 1 Routing Dela	ıy		2.0		2.2		2.5		3.0		4.2	ns
t _{RD2}	FO = 2 Routing Dela	ıy		2.7		3.1		3.5		4.1		5.7	ns
t _{RD3}	FO = 3 Routing Dela	ıy		3.4		3.9		4.4		5.2		7.3	ns
t _{RD4}	FO = 4 Routing Dela	ıy		4.2		4.8		5.4		6.3		8.9	ns
t _{RD8}	FO = 8 Routing Dela	ıy		7.1		8.2		9.2		10.9		15.2	ns
Logic Mo	dule Sequential Timi	ng²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		4.3		4.9		5.6		6.6		9.2		ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold		0.0		0.0		0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Ena	able Set-Up	4.3		4.9		5.6		6.6		9.2		ns
t _{HENA}	Flip-Flop (Latch) Ena	able Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse V	Vidth	4.6		5.3		6.0		7.0		9.8		ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse	Width	4.6		5.3		6.0		7.0		9.8		ns
t _A	Flip-Flop Clock Input	t Period	6.8		7.8		8.9		10.4		14.6		ns
f _{MAX}	Flip-Flop (Latch) Clo Frequency (FO = 12	ck 8)		109		101		92		80		48	MHz
Input Mod	dule Propagation Del	lays											
t _{INYH}	Pad-to-Y HIGH			1.0		1.1		1.3		1.5		2.1	ns
t _{INYL}	Pad-to-Y LOW			0.9		1.0		1.1		1.3		1.9	ns
Input Mod	ule Predicted Routin	ng Delays ¹											
t _{IRD1}	FO = 1 Routing Dela	ıy		2.9		3.4		3.8		4.5		6.3	ns
t _{IRD2}	FO = 2 Routing Dela	ıy		3.6		4.2		4.8		5.6		7.8	ns
t _{IRD3}	FO = 3 Routing Dela	ıy		4.4		5.0		5.7		6.7		9.4	ns
t _{IRD4}	FO = 4 Routing Dela	ıy		5.1		5.9		6.7		7.8		11.0	ns
t _{IRD8}	FO = 8 Routing Dela	ıy		8.0		9.26		10.5		12.6		17.3	ns
Global Cl	ock Network												
^t скн	Input LOW to HIGH	FO = 16 FO = 128		6.4 6.4		7.4 7.4		8.3 8.3		9.8 9.8		13.7 13.7	ns
t _{CKL}	Input HIGH to LOW	FO = 16 FO = 128		6.7 6.7		7.8 7.8		8.8 8.8		10.4 10.4		14.5 14.5	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t _{CKSW}	Maximum Skew	FO = 16 FO = 128		0.6 0.8		0.6 0.9		0.7 1.0		0.8 1.2		1.2 1.6	ns

			–3 S	peed	–2 S	beed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Paramet	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PWL}	Minimum Pulse Width	FO = 32	3.2		3.5		4.0		4.7		6.6		ns
	LOW	FO = 384	3.7		4.1		4.6		5.4		7.6		ns
t _{CKSW}	Maximum Skew	FO = 32		0.3		0.4		0.4		0.5		0.7	ns
		FO = 384		0.3		0.4		0.4		0.5		0.7	ns
t _{SUEXT}	Input Latch External	FO = 32	0.0		0.0		0.0		0.0		0.0		ns
	Set-Up	FO = 384	0.0		0.0		0.0		0.0		0.0		ns
t _{HEXT}	Input Latch External	FO = 32	2.8		3.1		5.5		4.1		5.7		ns
	Hold	FO = 384	3.2		3.5		4.0		4.7		6.6		ns
t _P	Minimum Period	FO = 32	4.2		4.67		5.1		5.8		9.7		ns
		FO = 384	4.6		5.1		5.6		6.4		10.7		ns
f _{MAX}	Maximum Frequency	FO = 32		237		215		198		172		103	MHz
		FO = 384		215		195		179		156		94	MHz

Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial
Conditions, VCCA = 4.75 V, T_J = 70°C)

			–3 S	peed	ed –2 Speed		-1 Speed Std Speed			–F Speed			
Parameter	/ Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Mod	ule Predicted Routing	Delays ²											
t _{IRD1}	FO = 1 Routing Delay			1.8		2.0		2.3		2.7		3.8	ns
t _{IRD2}	FO = 2 Routing Delay			2.1		2.3		2.6		3.1		4.3	ns
t _{IRD3}	FO = 3 Routing Delay			2.3		2.5		2.9		3.4		4.8	ns
t _{IRD4}	FO = 4 Routing Delay			2.5		2.8		3.2		3.7		5.2	ns
t _{IRD8}	FO = 8 Routing Delay			3.4		3.8		4.3		5.1		7.1	ns
Global Clo	ock Network												
t _{СКН}	Input LOW to HIGH	FO = 32 FO = 486		2.6 2.9		2.9 3.2		3.3 3.6		3.9 4.3		5.4 5.9	ns ns
t _{CKL}	Input HIGH to LOW	FO = 32 FO = 486		3.7 4.3		4.1 4.7		4.6 5.4		5.4 6.3		7.6 8.8	ns ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32 FO = 486	2.2 2.4		2.4 2.6		2.7 3.0		3.2 3.5		4.5 4.9		ns ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32 FO = 486	2.2 2.4		2.4 2.6		2.7 3.0		3.2 3.5		4.5 4.9		ns ns
t _{CKSW}	Maximum Skew	FO = 32 FO = 486		0.5 0.5		0.6 0.6		0.7 0.7		0.8 0.8		1.1 1.1	ns ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32 FO = 486	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t _{HEXT}	Input Latch External Hold	FO = 32 FO = 486	2.8 3.3		3.1 3.7		3.5 4.2		4.1 4.9		5.7 6.9		ns ns
t _P	Minimum Period (1/f _{MAX})	FO = 32 FO = 486	4.7 5.1		5.2 5.7		5.7 6.2		6.5 7.1		10.9 11.9		ns ns

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

		–3 S	peed	–2 S	peed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Parame	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Out	tput Module Timing ⁵ (Continued)											
t _{ENLZ}	Enable Pad LOW to Z		4.9		5.5		6.2		7.3		10.2	ns
t _{GLH}	G-to-Pad HIGH		2.9		3.3		3.7		4.4		6.1	ns
t _{GHL}	G-to-Pad LOW		2.9		3.3		3.7		4.4		6.1	ns
t _{LSU}	I/O Latch Output Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t _{LH}	I/O Latch Output Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.7		6.3		7.1		8.4		11.8	ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.8		8.6		9.8		11.5		16.1	ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.07		0.08		0.09		0.10		0.14	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.07		0.08		0.09		0.10		0.14	ns/pF

Table 44 •A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions,
VCCA = 4.75 V, T_J = 70°C)

Figure 39 • PL68



Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	I/O	I/O
3	I/O	I/O
4	VCC	VCC
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	GND	GND
15	GND	GND
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O
21	VCC	VCC
22	I/O	I/O
23	I/O	I/O

Table 49 • PL84



Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
1	NC	NC	I/O	I/O
2	NC	NC	DCLK, I/O	DCLK, I/O
3	NC	NC	I/O	I/O
4	NC	NC	MODE	MODE
5	NC	NC	I/O	I/O
6	PRB, I/O	PRB, I/O	I/O	I/O
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	I/O
9	I/O	I/O	GND	GND
10	I/O	I/O	I/O	I/O
11	I/O	I/O	I/O	I/O
12	I/O	I/O	I/O	I/O
13	GND	GND	I/O	I/O
14	I/O	I/O	I/O	I/O
15	I/O	I/O	I/O	I/O
16	I/O	I/O	VCCA	VCCA
17	I/O	I/O	VCCI	VCCA
18	I/O	I/O	I/O	I/O

PQ144	
Pin Number	A42MX09 Function
43	I/O
44	GNDQ
45	GNDI
46	NC
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	VCC
55	VCCI
56	NC
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	GND
65	GNDI
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	SDO
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	GNDQ

Table 51 • PQ144





Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
1	GND	GND	GND
2	NC	VCCA	VCCA
3	MODE	MODE	MODE
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	NC	I/O	I/O
10	NC	I/O	I/O
11	NC	I/O	I/O
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	NC	I/O	I/O
17	VCCA	VCCA	VCCA
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O

Table 54 •	PQ240	

PQ240		
Pin Number	A42MX36 Function	
237	GND	
238	MODE	
239	VCCA	
240	GND	

Figure 46 • VQ80



Table 55 • VQ80

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCCA	VCCA
39	I/O	I/O
10	I/O	I/O
41	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	GND	GND
45	I/O	I/O
16	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	SDO, I/O	SDO, I/O
51	I/O	I/O
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	GND	GND
56	I/O	I/O

Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
10	NC	I/O	I/O
11	NC	I/O	I/O
12	I/O	I/O	I/O
13	NC	VCCA	VCCA
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	GND	GND	GND
19	NC	I/O	I/O
20	NC	I/O	I/O
21	I/O	I/O	I/O
22	NC	I/O	I/O
23	GND	GND	GND
24	NC	VCCI	VCCI
25	VCCA	VCCA	VCCA
26	NC	I/O	I/O
27	NC	I/O	I/O
28	VCCI	VCCA	VCCA
29	NC	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	NC	NC	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	I/O	I/O	I/O
37	NC	I/O	I/O
38	NC	NC	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	I/O	I/O	I/O
45	GND	GND	GND
46	I/O	I/O	TMS, I/O

CQ256	
Pin Number	A42MX36 Function
22	I/O
23	I/O
24	I/O
25	I/O
26	VCCA
27	I/O
28	I/O
29	VCCA
30	VCCI
31	GND
32	VCCA
33	LP
34	TCK, I/O
35	I/O
36	GND
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	GND
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O

Table 60 • BG272	
BG272	
Pin Number	A42MX36 Function
J9	GND
J10	GND
J11	GND
J12	GND
J17	VCCA
J18	I/O
J19	I/O
J20	I/O
K1	I/O
K2	I/O
К3	I/O
K4	VCCI
К9	GND
K10	GND
K11	GND
K12	GND
K17	I/O
K18	VCCA
K19	VCCA
K20	LP
L1	I/O
L2	I/O
L3	VCCA
L4	VCCA
L9	GND
L10	GND
L11	GND
L12	GND
L17	VCCI
L18	I/O
L19	I/O
L20	TCK, I/O
M1	I/O
M2	I/O
M3	I/O
M4	VCCI
M9	GND

Table 60 • BG272		
BG272		
Pin Number	A42MX36 Function	
V16	I/O	
V17	I/O	
V18	SDO, TDO, I/O	
V19	I/O	
V20	I/O	
W1	GND	
W2	GND	
W3	I/O	
W4	TMS, I/O	
W5	I/O	
W6	I/O	
W7	I/O	
W8	WD, I/O	
W9	WD, I/O	
W10	I/O	
W11	I/O	
W12	I/O	
W13	WD, I/O	
W14	I/O	
W15	I/O	
W16	WD, I/O	
W17	I/O	
W18	WD, I/O	
W19	GND	
W20	GND	
Y1	GND	
Y2	GND	
Y3	I/O	
Y4	TDI, I/O	
Y5	WD, I/O	
Y6	I/O	
Y7	QCLKA, I/O	
Y8	I/O	
Y9	I/O	
Y10	I/O	
Y11	I/O	
Y12	I/O	