

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	·
Total RAM Bits	-
Number of I/O	104
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a42mx09-1tq176i

Email: info@E-XFL.COM

E·XF

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Power Matters."

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



Silicon Sculptor programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor is as follows:

- 1. Load the *.AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, see the *AC225: Programming Antifuse Devices* application note and the *Silicon Sculptor 3 Programmers User Guide*.

3.3.4 Power Supply

MX devices are designed to operate in both 5.0V and 3.3V environments. In particular, 42MX devices can operate in mixed 5.0 V/3.3 V systems. The following table describes the voltage support of MX devices.

Device	VCC	VCCA	VCCI	Maximum Input Tolerance	Nominal Output Voltage
40MX	5.0 V	-	-	5.5 V	5.0 V
	3.3 V	_	-	3.6 V	3.3 V
42MX	_	5.0 V	5.0 V	5.5 V	5.0 V
	_	3.3 V	3.3 V	3.6 V	3.3 V
	_	5.0 V	3.3 V	5.5 V	3.3 V

Table 6 • Voltage Support of MX Devices

For A42MX24 and A42MX36 devices the VCCA supply has to be monotonic during power up in order for the POR to issue reset to the JTAG state machine correctly. For more information, see the AC291: 42MX Family Devices Power-Up Behavior.

3.3.5 Power-Up/Down in Mixed-Voltage Mode

When powering up 42MX in mixed voltage mode (VCCA = 5.0 V and VCCI = 3.3 V), VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, one of two things will happen:

- The input protection diode on the I/Os will be forward biased
- The I/Os will be at logical High

In either case, ICC rises to high levels. For power-down, any sequence with VCCA and VCCI can be implemented.

3.3.6 Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot.

Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.



3.4.9 JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting **Tools > Device Selection**. This brings up the Device Selection dialog box as shown in the following figure. The JTAG test logic circuit can be enabled by clicking the "Reserve JTAG Pins" check box. The following table explains the pins' behavior in either mode.

Figure 15 • Device Selection Wizard

Re	iserve <u>P</u> i	ins ———		
•	Reserve	e <u>J</u> TAG		
	Reserve	e J <u>⊤</u> AG te:	streset	
Г	Reserve	e probe		

Table 11 • Boundary Scan Pin Configuration and Functionality

Reserve JTAG	Checked	Unchecked		
ТСК	BST input; must be terminated to logical HIGH or LOW to avoid floating	User I/O		
TDI, TMS	BST input; may float or be tied to HIGH	User I/O		
TDO	BST output; may float or be connected to TDI of another device	User I/O		

3.4.10 TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

3.4.11 Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, see the *BSDL Files Format Description* application note.

BSDL files are grouped into two categories - generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs or inouts.

Generic files for MX devices are available on the Microsemi SoC Product Group's website:

http://www.microsemi.com/soc/techdocs/models/bsdl.html.

3.5 Development Tool Support

The MX family of FPGAs is fully supported by Libero[®] Integrated Design Environment (IDE). Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes SynplifyPro from Synopsys, ModelSim[®] HDL Simulator from Mentor Graphics[®] and Viewdraw.

Libero IDE includes place-and-route and provides a comprehensive suite of backend support tools for FPGA development, including timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor.



3. All outputs unloaded. All inputs = VCC/VCCI or GND

3.8 3.3 V Operating Conditions

The following table shows 3.3 V operating conditions.

Table 16 • Absolute Maximum Ratings for 40MX Devices*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC + 0.5	V
VO	Output Voltage	-0.5 to VCC + 0.5	V
t _{STG}	Storage Temperature	-65 to + 150	°C

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 17 • Absolute Maximum Ratings for 42MX Devices*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 18 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCC (40MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCA (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCI (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V

Note: *Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

All the following tables show various specifications and operating conditions of 40MX and 42MX FPGAs.



3.9.1 Mixed 5.0V/3.3V Electrical Specifications

		Com	mercial	Com	mercial –F	Indu	strial	Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH ¹	IOH = -10 mA	2.4		2.4						V
	IOH = -4 mA					2.4		2.4		V
VOL ¹	IOL = 10 mA		0.5		0.5					V
	IOL = 6 mA						0.4		0.4	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH ²		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V		-10		-10		-10		-10	μA
IH	VIN = 2.7 V		-10		-10		-10		-10	μA
Input Transition Time, T_R and T_F			500		500		500		500	ns
C _{IO} I/O Capacitance			10		10		10		10	pF
Standby Current,	A42MX09		5		25		25		25	mA
ICC ³	A42MX16		6		25		25		25	mA
	A42MX24, A42MX36		20		25		25		25	mA
Low Power Mode Standby Current			0.5		ICC - 5.0		ICC - 5.0		ICC - 5.0	mA

Table 22 • Mixed 5.0V/3.3V Electrical Specifications

IIO I/O source sink Can be derived from the *IBIS model* (http://www.microsemi.com/soc/techdocs/models/ibis.html) current

1. Only one output tested at a time. VCCI = min.

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

3. All outputs unloaded. All inputs = VCCI or GND

3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

Table 23 • DC Specification (5.0 V PCI Signaling)¹

			PCI		MX		
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Units
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 ²	V
VIH ³	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
IIH	Input High Leakage Current	VIN = 2.7 V		70	—	10	μA
IIL	Input Low Leakage Current	VIN=0.5 V		-70	—	-10	μA
VOH	Output High Voltage	IOUT = -2 mA IOUT = -6 mA	2.4		3.84		V
VOL	Output Low Voltage	IOUT = 3 mA, 6 mA		0.55	_	0.33	V






Figure 35 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCC = 5.0 V)


Note: This derating factor applies to all routing and propagation delays



42MX Voltage 3.00 3.30	Temperature										
	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C				
3.00	0.97	1.00	1.10	1.15	1.32	1.36	1.45				
3.30	0.84	0.87	0.96	1.00	1.15	1.18	1.26				
3.60	0.81	0.84	0.92	0.96	1.10	1.13	1.21				

Figure 36 • 42MX Junction Temperature and Voltage Derating Curves

(Normalized to $TJ = 25^{\circ}C$, VCCA = 3.3 V)



Note: This derating factor applies to all routing and propagation delays

Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V)

	Temperat	Temperature									
40MX Voltage	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C				
3.00	1.08	1.12	1.21	1.26	1.50	1.64	2.00				
3.30	0.86	0.89	0.96	1.00	1.19	1.30	1.59				



Table 35 •A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70° C)

			-3 Sp	beed	–2 Sp	beed	–1 S	beed	Std Speed		–F Speed		
Paramete	er / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RD1}	FO = 1 Routing Dela	ıy		2.0		2.2		2.5		3.0		4.2	ns
t _{RD2}	FO = 2 Routing Dela	ıy		2.7		3.1		3.5		4.1		5.7	ns
t _{RD3}	FO = 3 Routing Dela	ıy		3.4		3.9		4.4		5.2		7.3	ns
t _{RD4}	FO = 4 Routing Dela	ıy		4.2		4.8		5.4		6.3		8.9	ns
t _{RD8}	FO = 8 Routing Dela	ıy		7.1		8.2		9.2		10.9		15.2	ns
Logic Mo	odule Sequential Timi	ng²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		4.3		4.9		5.6		6.6		9.2		ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold		0.0		0.0		0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Ena	able Set-Up	4.3		4.9		5.6		6.6		9.2		ns
t _{HENA}	Flip-Flop (Latch) Ena	able Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse V	Vidth	4.6		5.3		6.0		7.0		9.8		ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse	Width	4.6		5.3		6.0		7.0		9.8		ns
t _A	Flip-Flop Clock Input	t Period	6.8		7.8		8.9		10.4		14.6		ns
f _{MAX}	Flip-Flop (Latch) Clo Frequency (FO = 12			109		101		92		80		48	MHz
Input Mo	dule Propagation Del	lays											
t _{INYH}	Pad-to-Y HIGH			1.0		1.1		1.3		1.5		2.1	ns
t _{INYL}	Pad-to-Y LOW			0.9		1.0		1.1		1.3		1.9	ns
Input Mo	dule Predicted Routing	ng Delays ¹											
t _{IRD1}	FO = 1 Routing Dela	ıy		2.9		3.4		3.8		4.5		6.3	ns
t _{IRD2}	FO = 2 Routing Dela	ıy		3.6		4.2		4.8		5.6		7.8	ns
t _{IRD3}	FO = 3 Routing Dela	ıy		4.4		5.0		5.7		6.7		9.4	ns
t _{IRD4}	FO = 4 Routing Dela	ıy		5.1		5.9		6.7		7.8		11.0	ns
t _{IRD8}	FO = 8 Routing Dela	ıy		8.0		9.26		10.5		12.6		17.3	ns
Global C	lock Network												
t _{СКН}	Input LOW to HIGH	FO = 16 FO = 128		6.4 6.4		7.4 7.4		8.3 8.3		9.8 9.8		13.7 13.7	ns
t _{CKL}	Input HIGH to LOW	FO = 16 FO = 128		6.7 6.7		7.8 7.8		8.8 8.8		10.4 10.4		14.5 14.5	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t _{CKSW}	Maximum Skew	FO = 16		0.6 0.8		0.6 0.9		0.7 1.0		0.8 1.2		1.2 1.6	ns



Table 35 •A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70° C)

			–3 Sp	beed	–2 Sp	beed	–1 Sp	beed	Std S	Speed	–F S	peed	
Paramet	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _P	Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1		ns
		FO = 128	6.8		7.8		8.9		10.4		14.6		
f _{MAX}	Maximum	FO = 16		113		105		96		83		50	MHz
	Frequency	FO = 128		109		101		92		80		48	
TTL Out	put Module Timing ⁴												
t _{DLH}	Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0	ns
t _{DHL}	Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0	ns
t _{ENZH}	Enable Pad Z to H	IGH		5.2		6.0		6.8		8.1		11.3	ns
t _{ENZL}	Enable Pad Z to LO	WC		6.6		7.6		8.6		10.1		14.1	ns
t _{ENHZ}	Enable Pad HIGH	to Z		11.1		12.8		14.5		17.1		23.9	ns
t _{ENLZ}	Enable Pad LOW t	o Z		8.2		9.5		10.7		12.6		17.7	ns
d _{TLH}	Delta LOW to HIG	4		0.03		0.03		0.04		0.04		0.06	ns/pF
d _{THL}	Delta HIGH to LOV	V		0.04		0.04		0.05		0.06		0.08	ns/pF



Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

		–3 Sp	eed	–2 Sp	beed	–1 S	beed	Std S	Speed	–F Sj	beed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS	Output Module Timing ¹											
t _{DLH}	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5	ns
t _{DHL}	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3	ns
t _{ENZH}	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3	ns
t _{ENZL}	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0	ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6	ns
d _{TLH}	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07	ns/pF
d_{THL}	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04	ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility

3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.

4. Delays based on 35 pF loading

Table 37 •A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
VCC = 3.0 V, T_J = 70°C)

		-3 SI	beed	–2 S	peed	–1 Sp	eed	Std S	Speed	–F S	peed	
Paramet	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic Mo	odule Propagation Delays											
t _{PD1}	Single Module		1.7		2.0		2.3		2.7		3.7	ns
t _{PD2}	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0	ns
t _{CO}	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t _{GO}	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7	ns
Logic Mo	odule Predicted Routing Delays ¹											
t _{RD1}	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2	ns
t _{RD2}	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7	ns
t _{RD3}	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3	ns
t _{RD4}	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9	ns
t _{RD8}	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2	ns
Logic Mo	odule Sequential Timing ²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	4.3		5.0		5.6		6.6		9.2		ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns



Table 42 •A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial
Conditions, VCCA = 4.75 V, T_J = 70°C)

		–3 S	peed	-2 Sp	beed	–1 S	peed	Std S	peed	–F S	peed	
Paramet	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS C	Dutput Module Timing ⁵											
t _{DLH}	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4	ns
t _{DHL}	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9	ns
t _{ENZH}	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3	ns
t _{ENZL}	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8	ns
t _{ENHZ}	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7	ns
t _{ENLZ}	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9	ns
t _{GLH}	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1	ns
t _{GHL}	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1	ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3	ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0	ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.04		0.04		0.04		0.05		0.07	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.03		0.03		0.03		0.04		0.06	ns/pF

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading

Table 43 •A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
VCCA = 3.0 V, T_J = 70°C)

		–3 Sp	beed	–2 Sp	beed	–1 Sp	beed	Std S	peed	–F S	peed	
Parame	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic N	Iodule Combinatorial Functions ¹											
t _{PD}	Internal Array Module Delay		2.0		1.8		2.1		2.5		3.4	ns
t _{PDD}	Internal Decode Module Delay		1.1		2.2		2.5		3.0		4.2	ns
Logic N	Iodule Predicted Routing Delays ²											
t _{RD1}	FO = 1 Routing Delay		1.7		1.3		1.4		1.7		2.3	ns
t _{RD2}	FO = 2 Routing Delay		2.0		1.6		1.8		2.1		3.0	ns
t _{RD3}	FO = 3 Routing Delay		1.1		2.0		2.2		2.6		3.7	ns
t _{RD4}	FO = 4 Routing Delay		1.5		2.3		2.6		3.1		4.3	ns
t _{RD5}	FO = 8 Routing Delay		1.8		3.7		4.2		5.0		7.0	ns



Table 43 •A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial
Conditions, VCCA = 3.0 V, T_J = 70°C)

			–3 S	peed	–2 Sp	beed	–1 S	beed	Std S	peed	–F S	peed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Out	put Module Timing ⁵ (contir	nued)											
t _{LH}	I/O Latch Output Hold		0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.7		8.5		9.6		11.3		15.9	ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O			14.8		16.5		18.7		22.0		30.8	ns
d _{TLH}	Capacitive Loading, LOW	to HIGH		0.05		0.05		0.06		0.07		0.10	ns/pF
d _{THL}	Capacitive Loading, HIGH	I to LOW		0.04		0.04		0.05		0.06		0.08	ns/pF
CMOS	Dutput Module Timing ⁵												
t _{DLH}	Data-to-Pad HIGH			4.8		5.3		5.5		6.4		9.0	ns
t _{DHL}	Data-to-Pad LOW			3.5		3.9		4.1		4.9		6.8	ns
t _{ENZH}	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4	ns
t _{ENZL}	Enable Pad Z to LOW			3.4		4.0		5.0		5.8		8.2	ns
t _{ENHZ}	Enable Pad HIGH to Z			7.2		8.0		9.0		10.7		14.9	ns
t _{ENLZ}	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9	ns
t _{GLH}	G-to-Pad HIGH			6.8		7.6		8.6		10.1		14.2	ns
t _{GHL}	G-to-Pad LOW			6.8		7.6		8.6		10.1		14.2	ns
t _{LSU}	I/O Latch Set-Up		0.7		0.7		0.8		1.0		1.4		ns
t _{LH}	I/O Latch Hold		0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.7		8.5		9.6		11.3		15.9	ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O			14.8		16.5		18.7		22.0		30.8	ns
d _{TLH}	Capacitive Loading, LOW	to HIGH		0.05		0.05		0.06		0.07		0.10	ns/pF
d _{THL}	Capacitive Loading, HIGH	to LOW		0.04		0.04		0.05		0.06		0.08	ns/pF
t _{HEXT}		O = 32 O = 486	3.9 4.6		4.3 5.2		4.9 5.8		5.7 6.9		8.1 9.6		ns ns
t _P) = 32) = 486	7.8 8.6		8.7 9.5		9.5 10.4		10.8 11.9		18.2 19.9		ns ns

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading.



PL44		
Pin Number	A40MX02 Function	A40MX04 Function
21	GND	GND
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	CLK, I/O	CLK, I/O
34	MODE	MODE
35	VCC	VCC
36	SDI, I/O	SDI, I/O
37	DCLK, I/O	DCLK, I/O
38	PRA, I/O	PRA, I/O
39	PRB, I/O	PRB, I/O
40	I/O	I/O
11	I/O	I/O
42	I/O	I/O
43	GND	GND
14	I/O	I/O

Table 47 • PL44



Table 48 • PL68	Table	48	•	PL68
-----------------	-------	----	---	------

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	GND	GND
67	I/O	I/O
68	I/O	I/O

Figure 40 • PL84




Table 49 • PL84

PL84				
Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O	I/O
2	I/O	CLKB, I/O	CLKB, I/O	CLKB, I/O
3	I/O	I/O	I/O	I/O
4	VCC	PRB, I/O	PRB, I/O	PRB, I/O
5	I/O	I/O	I/O	WD, I/O
6	I/O	GND	GND	GND
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	WD, I/O
9	I/O	I/O	I/O	WD, I/O



Table 51 • PQ144


PQ144		
Pin Number	A42MX09 Function	
6	I/O	
7	I/O	
8	I/O	
9	GNDQ	
10	GNDI	
11	NC	
12	I/O	
13	I/O	
14	I/O	
15	I/O	
16	I/O	
17	I/O	
18	VSV	
19	VCC	
20	VCCI	
21	NC	
22	I/O	
23	I/O	
24	I/O	
25	I/O	
26	I/O	
27	I/O	
28	GND	
29	GNDI	
30	NC	
31	I/O	
32	I/O	
33	I/O	
34	I/O	
35	I/O	
36	I/O	
37	BININ	
38	BINOUT	
39	I/O	
40	I/O	
41	I/O	
42	I/O	



Table 53 • PQ208

PQ208								
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function					
206	I/O	I/O	I/O					
207	DCLK, I/O	DCLK, I/O	DCLK, I/O					
208	I/O	I/O	I/O					

Figure 45 • PQ240



Note: This figure shows the 240-Pin PQFP Package top view.

Table 54 • PQ240

A42MX36 Function	
I/O	
DCLK, I/O	
I/O	
I/O	
I/O	
WD, I/O	
WD, I/O	
VCCI	
I/O	
	I/O DCLK, I/O I/O I/O WD, I/O WD, I/O VCCI I/O I/O I/O VCCI I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O



VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCCA	VCCA
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	GND	GND
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	SDO, I/O	SDO, I/O
51	I/O	I/O
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	GND	GND
56	I/O	I/O



CQ208	
Pin Number	A42MX36 Function
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	GND
53	GND
54	TMS, I/O
55	TDI, I/O
56	I/O
57	WD, I/O
58	WD, I/O
59	I/O
60	VCCI
61	I/O
62	I/O
63	I/O
64	I/O
65	QCLKA, I/O
66	WD, I/O
67	WD, I/O
68	I/O
69	I/O
70	WD, I/O
71	WD, I/O
72	I/O
73	I/O



Figure 50 • CQ256




Table	59 •	CQ256

CQ256	
Pin Number	A42MX36 Function
1	NC
2	GND
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	GND
11	I/O
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O



BG272 Pin Number A42MX36 Function A6 I/O A7 WD, I/O A8 WD, I/O A9 I/O A10 I/O A11 CLKA A12 I/O A13 I/O A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O B10 I/O	Table 60 • BG	272
A6 I/O A7 WD, I/O A8 WD, I/O A9 I/O A10 I/O A11 CLKA A12 I/O A13 I/O A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O	BG272	
A7 WD, I/O A8 WD, I/O A9 I/O A10 I/O A11 CLKA A12 I/O A13 I/O A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A19 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O	Pin Number	A42MX36 Function
A8 WD, I/O A9 I/O A10 I/O A11 CLKA A12 I/O A13 I/O A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O	A6	I/O
A9 I/O A10 I/O A11 CLKA A12 I/O A13 I/O A14 I/O A15 I/O A16 WD, I/O A18 I/O A19 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B9 PRB, I/O B10 I/O	A7	WD, I/O
A10 I/O A11 CLKA A12 I/O A13 I/O A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B7 WD, I/O B8 I/O B9 PRB, I/O	A8	WD, I/O
A11 CLKA A12 I/O A13 I/O A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A19 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B9 PRB, I/O B10 I/O	A9	I/O
A12 I/O A13 I/O A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B7 WD, I/O B8 I/O B9 PRB, I/O	A10	I/O
A13 I/O A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B9 PRB, I/O B10 I/O	A11	CLKA
A14 I/O A15 I/O A16 WD, I/O A17 I/O A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B7 WD, I/O B9 PRB, I/O B10 I/O	A12	I/O
A15 I/O A16 WD, I/O A17 I/O A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B7 WD, I/O B8 I/O B9 PRB, I/O	A13	I/O
A16 WD, I/O A17 I/O A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B7 WD, I/O B9 PRB, I/O B10 I/O	A14	I/O
A17 I/O A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B7 WD, I/O B8 I/O B9 PRB, I/O	A15	I/O
A18 I/O A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B7 WD, I/O B9 PRB, I/O B10 I/O	A16	WD, I/O
A19 GND A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B9 PRB, I/O B10 I/O	A17	I/O
A20 GND B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O B10 I/O	A18	I/O
B1 GND B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O B10 I/O	A19	GND
B2 GND B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B10 I/O	A20	GND
B3 DCLK, I/O B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O B10 I/O	B1	GND
B4 I/O B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O B10 I/O	B2	GND
B5 I/O B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O B10 I/O	B3	DCLK, I/O
B6 I/O B7 WD, I/O B8 I/O B9 PRB, I/O B10 I/O	B4	I/O
B7 WD, I/O B8 I/O B9 PRB, I/O B10 I/O	B5	I/O
B8 I/O B9 PRB, I/O B10 I/O	B6	I/O
B9 PRB, I/O B10 I/O	B7	WD, I/O
B10 I/O	B8	I/O
	B9	PRB, I/O
B11 I/O	B10	I/O
	B11	I/O
B12 WD, I/O	B12	WD, I/O
B13 I/O	B13	I/O
B14 I/O	B14	I/O
B15 WD, I/O	B15	WD, I/O
B16 I/O	B16	I/O
B17 WD, I/O	B17	WD, I/O
B18 I/O	B18	I/O
B19 GND	B19	GND
B20 GND	B20	GND
C1 I/O	C1	I/O
C2 MODE	C2	MODE



Table 62 • CQ172	
21	I/O
22	GND
23	VCCI
24	VSV
25	I/O
26	I/O
27	VCC
28	I/O
29	I/O
30	I/O
31	I/O
32	GND
33	I/O
34	I/O
35	I/O
36	I/O
37	GND
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	BININ
45	BINOUT
46	I/O
47	I/O
48	I/O
49	I/O
50	VCCI
51	I/O
52	I/O
53	I/O
54	I/O
55	GND
56	I/O
57	I/O
58	I/O
59	I/O
	-