

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 83 |
| Number of Gates | 14000 |
| Voltage - Supply | 3V ~ 3.6V, 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-VQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-1vqg100m |

Table 1 • Product profile

| Device | A40MX02 | A40MX04 | A42MX09 | A42MX16 | A42MX24 | A42MX36 |
|---------------------------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Maximum Flip-Flops | 147 | 273 | 516 | 928 | 1,410 | 1,822 |
| Clocks | 1 | 1 | 2 | 2 | 2 | 6 |
| User I/O (maximum) | 57 | 69 | 104 | 140 | 176 | 202 |
| PCI | – | – | – | – | Yes | Yes |
| Boundary Scan Test (BST) | – | – | – | – | Yes | Yes |
| Packages (by pin count) | | | | | | |
| PLCC | 44, 68 | 44, 68, 84 | 84 | 84 | 84 | – |
| PQFP | 100 | 100 | 100, 144, 160 | 100, 160, 208 | 160, 208 | 208, 240 |
| VQFP | 80 | 80 | 100 | 100 | – | – |
| TQFP | – | – | 176 | 176 | 176 | – |
| CQFP | – | – | – | 172 | – | 208, 256 |
| PBGA | – | – | – | – | – | 272 |
| CPGA | – | – | 132 | – | – | – |

2.4 Plastic Device Resources

Table 2 • Plastic Device Resources

| Device | User I/Os | | | | | | | | | | | |
|---------|----------------|----------------|----------------|-----------------|---------------------|-----------------|---------------------|-----------------|----------------|---------------------|---------------------|---------------------|
| | PLCC 44-Pin | PLCC 68-Pin | PLCC 84-Pin | PQFP 100-Pin | PQFP 144- Pin | PQFP 160-Pin | PQFP 208- Pin | PQFP 240-Pin | VQFP 80-Pin | VQFP 100- Pin | TQFP 176- Pin | PBGA 272- Pin |
| A40MX02 | 34 | 57 | – | 57 | – | – | – | – | 57 | – | – | – |
| A40MX04 | 34 | 57 | 69 | 69 | – | – | – | – | 69 | – | – | – |
| A42MX09 | – | – | 72 | 83 | 95 | 101 | – | – | – | 83 | 104 | – |
| A42MX16 | – | – | 72 | 83 | – | 125 | 140 | – | – | 83 | 140 | – |
| A42MX24 | – | – | 72 | – | – | 125 | 176 | – | – | – | 150 | – |
| A42MX36 | – | – | – | – | – | – | 176 | 202 | – | – | – | 202 |

Note: Package Definitions: PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array

2.5 Ceramic Device Resources

Table 3 • Ceramic Device Resources

| Device | User I/Os | | | |
|---------|--------------|--------------|--------------|--------------|
| | CPGA 132-Pin | CQFP 172-Pin | CQFP 208-Pin | CQFP 256-Pin |
| A42MX09 | 95 | | | |
| A42MX16 | | 131 | | |
| A42MX36 | | | 176 | 202 |

Note: Package Definitions: CQFP = Ceramic Quad Flat Pack

2.6 Temperature Grade Offerings

Table 4 • Temperature Grade Offerings

| Package | A40MX02 | A40MX04 | A42MX09 | A42MX16 | A42MX24 | A42MX36 |
|----------|------------|------------|------------|------------|------------|------------|
| PLCC 44 | C, I, M | C, I, M | | | | |
| PLCC 68 | C, I, A, M | C, I, M | | | | |
| PLCC 84 | | C, I, A, M | C, I, A, M | C, I, M | C, I, M | |
| PQFP 100 | C, I, A, M | C, I, A, M | C, I, A, M | C, I, M | | |
| PQFP 144 | | | C | | | |
| PQFP 160 | | | C, I, A, M | C, I, M | C, I, A, M | |
| PQFP 208 | | | | C, I, A, M | C, I, A, M | C, I, A, M |
| PQFP 240 | | | | | | C, I, A, M |
| VQFP 80 | C, I, A, M | C, I, A, M | | | | |
| VQFP 100 | | | C, I, A, M | C, I, A, M | | |
| TQFP 176 | | | C, I, A, M | C, I, A, M | C, I, A, M | |
| PBGA 272 | | | | | | C, I, M |
| CQFP 172 | | | | C, M, B | | |
| CQFP 208 | | | | | | C, M, B |
| CQFP 256 | | | | | | C, M, B |
| CPGA 132 | | | C, M, B | | | |

Note: C = Commercial
 I = Industrial
 A = Automotive
 M = Military
 B = MIL-STD-883 Class B

2.7 Speed Grade Offerings

Table 5 • Speed Grade Offerings

| | - F | Std | -1 | -2 | -3 |
|---|-----|-----|----|----|----|
| C | P | P | P | P | P |
| I | | P | P | P | P |
| A | | P | | | |
| M | | P | P | | |
| B | | P | P | | |

Note: See the 40MX and 42MX Automotive Family FPGAs datasheet for details on automotive-grade MX offerings.

Contact your local *Microsemi Sales representative* for device availability.

3.8.1 3.3 V LVTTTL Electrical Specifications

Table 19 • 3.3V LVTTTL Electrical Specifications

| Symbol | Parameter | Commercial | | Commercial -F | | Industrial | | Military | | Units |
|--|---|------------|------------|---------------|------------|------------|------------|----------|------------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| VOH ¹ | IOH = -4 mA | 2.15 | | 2.15 | | 2.4 | | 2.4 | | V |
| VOL ¹ | IOL = 6 mA | | 0.4 | | 0.4 | | 0.48 | | 0.48 | V |
| VIL | | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| VIH (40MX) | | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIH (42MX) | | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | V |
| IIL | | | -10 | | -10 | | -10 | | -10 | μA |
| IIH | | | -10 | | -10 | | -10 | | -10 | μA |
| Input Transition Time, T _R and T _F | | | 500 | | 500 | | 500 | | 500 | ns |
| C _{IO} I/O Capacitance | | | 10 | | 10 | | 10 | | 10 | pF |
| Standby Current, ICC ² | A40MX02, A40MX04 | | 3 | | 25 | | 10 | | 25 | mA |
| | A42MX09 | | 5 | | 25 | | 25 | | 25 | mA |
| | A42MX16 | | 6 | | 25 | | 25 | | 25 | mA |
| | A42MX24, A42MX36 | | 15 | | 25 | | 25 | | 25 | mA |
| Low-Power Mode Standby Current | 42MX devices only | | 0.5 | | ICC - 5.0 | | ICC - 5.0 | | ICC - 5.0 | mA |
| I/O, I/O source sink current | Can be derived from the <i>IBIS model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) | | | | | | | | | |

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

Table 20 • Absolute Maximum Ratings*

| Symbol | Parameter | Limits | Units |
|------------------|-----------------------------|--------------------|-------|
| VCCI | DC Supply Voltage for I/Os | -0.5 to +7.0 | V |
| VCCA | DC Supply Voltage for Array | -0.5 to +7.0 | V |
| VI | Input Voltage | -0.5 to VCCA + 0.5 | V |
| VO | Output Voltage | -0.5 to VCCI + 0.5 | V |
| t _{STG} | Storage Temperature | -65 to +150 | °C |

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

Table 33 • Timing Parameters for 33 MHz PCI

| Symbol | Parameter | PCI | | A42MX24 | | A42MX36 | | Units |
|---------------|---|---------------------|------|---------|------|---------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| $t_{SU(PTP)}$ | Input Set-Up Time to CLK—Point-to-Point | 10, 12 ² | – | 1.5 | – | 1.5 | – | ns |
| t_H | Input Hold to CLK | 0 | – | 0 | – | 0 | – | ns |

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.
2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)**

| Parameter / Description | –3 Speed | | –2 Speed | | –1 Speed | | Std Speed | | –F Speed | | Units | |
|--|---|------|----------|------|----------|------|-----------|------|----------|------|-------|-----|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| Logic Module Propagation Delays | | | | | | | | | | | | |
| t_{PD1} | Single Module | | 1.2 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t_{PD2} | Dual-Module Macros | | 2.7 | | 3.1 | | 3.5 | | 4.1 | | 5.7 | ns |
| t_{CO} | Sequential Clock-to-Q | | 1.2 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t_{GO} | Latch G-to-Q | | 1.2 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t_{RS} | Flip-Flop (Latch) Reset-to-Q | | 1.2 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| Logic Module Predicted Routing Delays¹ | | | | | | | | | | | | |
| t_{RD1} | FO = 1 Routing Delay | | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | ns |
| t_{RD2} | FO = 2 Routing Delay | | 1.8 | | 2.1 | | 2.4 | | 2.8 | | 3.9 | ns |
| t_{RD3} | FO = 3 Routing Delay | | 2.3 | | 2.7 | | 3.0 | | 3.6 | | 5.0 | ns |
| t_{RD4} | FO = 4 Routing Delay | | 2.9 | | 3.3 | | 3.7 | | 4.4 | | 6.1 | ns |
| t_{RD8} | FO = 8 Routing Delay | | 4.9 | | 5.7 | | 6.5 | | 7.6 | | 10.6 | ns |
| Logic Module Sequential Timing² | | | | | | | | | | | | |
| t_{SUD} | Flip-Flop (Latch) Data Input Set-Up | | 3.1 | | 3.5 | | 4.0 | | 4.7 | | 6.6 | ns |
| t_{HD}^3 | Flip-Flop (Latch) Data Input Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{SUENA} | Flip-Flop (Latch) Enable Set-Up | | 3.1 | | 3.5 | | 4.0 | | 4.7 | | 6.6 | ns |
| t_{HENA} | Flip-Flop (Latch) Enable Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | | 3.3 | | 3.8 | | 4.3 | | 5.0 | | 7.0 | ns |
| t_{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | | 3.3 | | 3.8 | | 4.3 | | 5.0 | | 7.0 | ns |
| t_A | Flip-Flop Clock Input Period | | 4.8 | | 5.6 | | 6.3 | | 7.5 | | 10.4 | ns |
| f_{MAX} | Flip-Flop (Latch) Clock Frequency (FO = 128) | | 181 | | 168 | | 154 | | 134 | | 80 | MHz |

Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units | |
|--|--------------------------|----------|----------|------|----------|------|-----------|------|----------|------|-------|-----|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| Input Module Propagation Delays | | | | | | | | | | | | |
| t _{INYH} | Pad-to-Y HIGH | 0.7 | | 0.8 | | 0.9 | | 1.1 | | 1.5 | ns | |
| t _{INYL} | Pad-to-Y LOW | 0.6 | | 0.7 | | 0.8 | | 1.0 | | 1.3 | ns | |
| Input Module Predicted Routing Delays¹ | | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | 2.1 | | 2.4 | | 2.2 | | 3.2 | | 4.5 | ns | |
| t _{IRD2} | FO = 2 Routing Delay | 2.6 | | 3.0 | | 3.4 | | 4.0 | | 5.6 | ns | |
| t _{IRD3} | FO = 3 Routing Delay | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 | ns | |
| t _{IRD4} | FO = 4 Routing Delay | 3.6 | | 4.2 | | 4.8 | | 5.6 | | 7.8 | ns | |
| t _{IRD8} | FO = 8 Routing Delay | 5.7 | | 6.6 | | 7.5 | | 8.8 | | 12.4 | ns | |
| Global Clock Network | | | | | | | | | | | | |
| t _{CKH} | Input Low to HIGH | FO = 16 | 4.6 | | 5.3 | | 6.0 | | 7.0 | | 9.8 | ns |
| | | FO = 128 | 4.6 | | 5.3 | | 6.0 | | 7.0 | | 9.8 | |
| t _{CKL} | Input High to LOW | FO = 16 | 4.8 | | 5.6 | | 6.3 | | 7.4 | | 10.4 | ns |
| | | FO = 128 | 4.8 | | 5.6 | | 6.3 | | 7.4 | | 10.4 | |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 16 | 2.2 | | 2.6 | | 2.9 | | 3.4 | | 4.8 | ns |
| | | FO = 128 | 2.4 | | 2.7 | | 3.1 | | 3.6 | | 5.1 | |
| t _{PWL} | Minimum Pulse Width LOW | FO = 16 | 2.2 | | 2.6 | | 2.9 | | 3.4 | | 4.8 | ns |
| | | FO = 128 | 2.4 | | 2.7 | | 3.01 | | 3.6 | | 5.1 | |
| t _{CKSW} | Maximum Skew | FO = 16 | 0.4 | | 0.5 | | 0.5 | | 0.6 | | 0.8 | ns |
| | | FO = 128 | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 1.2 | |
| t _P | Minimum Period | FO = 16 | 4.7 | | 5.4 | | 6.1 | | 7.2 | | 10.0 | ns |
| | | FO = 128 | 4.8 | | 5.6 | | 6.3 | | 7.5 | | 10.4 | |
| f _{MAX} | Maximum Frequency | FO = 16 | 188 | | 175 | | 160 | | 139 | | 83 | MHz |
| | | FO = 128 | 181 | | 168 | | 154 | | 134 | | 80 | |

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{ENLZ} Enable Pad LOW to Z | | 5.9 | | 6.8 | | 7.7 | | 9.0 | | 12.6 | ns |
| d _{TLH} Delta LOW to HIGH | | 0.02 | | 0.02 | | 0.03 | | 0.03 | | 0.04 | ns/pF |
| d _{THL} Delta HIGH to LOW | | 0.03 | | 0.03 | | 0.03 | | 0.04 | | 0.06 | ns/pF |

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RD4} FO = 4 Routing Delay | 1.9 | | 2.1 | | 2.4 | | 2.9 | | 4.0 | | ns |
| t _{RD8} FO = 8 Routing Delay | 3.2 | | 3.6 | | 4.1 | | 4.8 | | 6.7 | | ns |
| Logic Module Sequential Timing^{3, 4} | | | | | | | | | | | |
| t _{SUD} Flip-Flop (Latch) Data Input Set-Up | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 0.9 | | ns |
| t _{HD} Flip-Flop (Latch) Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUENA} Flip-Flop (Latch) Enable Set-Up | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.2 | | ns |
| t _{HENA} Flip-Flop (Latch) Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WCLKA} Flip-Flop (Latch) Clock Active Pulse Width | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.8 | | ns |
| t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width | 6.2 | | 6.9 | | 7.8 | | 9.2 | | 12.9 | | ns |
| t _A Flip-Flop Clock Input Period | 5.0 | | 5.6 | | 6.2 | | 7.1 | | 9.9 | | ns |
| t _{INH} Input Buffer Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} Input Buffer Latch Set-Up | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{OUTH} Output Buffer Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{OUTSU} Output Buffer Latch Set-Up | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| f _{MAX} Flip-Flop (Latch) Clock Frequency | 161 | | 146 | | 135 | | 117 | | 70 | | MHz |

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|---|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| TTL Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | 2.4 | 2.7 | 3.1 | 3.6 | 5.1 | ns | | | | |
| t _{DHL} | Data-to-Pad LOW | 2.8 | 3.2 | 3.6 | 4.2 | 5.9 | ns | | | | |
| t _{ENZH} | Enable Pad Z to HIGH | 2.5 | 2.8 | 3.2 | 3.8 | 5.3 | ns | | | | |
| t _{ENZL} | Enable Pad Z to LOW | 2.8 | 3.1 | 3.5 | 4.2 | 5.9 | ns | | | | |
| t _{ENHZ} | Enable Pad HIGH to Z | 5.2 | 5.7 | 6.5 | 7.6 | 10.7 | ns | | | | |
| t _{ENLZ} | Enable Pad LOW to Z | 4.8 | 5.3 | 6.0 | 7.1 | 9.9 | ns | | | | |
| t _{GLH} | G-to-Pad HIGH | 2.9 | 3.2 | 3.6 | 4.3 | 6.0 | ns | | | | |
| t _{GHL} | G-to-Pad LOW | 2.9 | 3.2 | 3.6 | 4.3 | 6.0 | ns | | | | |
| t _{LSU} | I/O Latch Output Set-Up | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | ns | | | | |
| t _{LH} | I/O Latch Output Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | 5.6 | 6.1 | 6.9 | 8.1 | 11.4 | ns | | | | |
| t _{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | 10.6 | 11.8 | 13.4 | 15.7 | 22.0 | ns | | | | |
| d _{TLH} | Capacitive Loading, LOW to HIGH | 0.04 | 0.04 | 0.04 | 0.05 | 0.07 | ns/pF | | | | |
| d _{THL} | Capacitive Loading, HIGH to LOW | 0.03 | 0.03 | 0.03 | 0.04 | 0.06 | ns/pF | | | | |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Combinatorial Functions¹ | | | | | | | | | | | |
| t _{PD} | Internal Array Module Delay | 1.3 | 1.5 | 1.7 | 2.0 | 2.7 | ns | | | | |
| t _{PDD} | Internal Decode Module Delay | 1.6 | 1.8 | 2.0 | 2.4 | 3.3 | ns | | | | |
| Logic Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | 0.9 | 1.0 | 1.2 | 1.4 | 2.0 | ns | | | | |
| t _{RD2} | FO = 2 Routing Delay | 1.3 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{RD3} | FO = 3 Routing Delay | 1.6 | 1.8 | 2.0 | 2.4 | 3.4 | ns | | | | |
| t _{RD4} | FO = 4 Routing Delay | 2.0 | 2.2 | 2.5 | 2.9 | 4.1 | ns | | | | |
| t _{RD5} | FO = 8 Routing Delay | 3.3 | 3.7 | 4.2 | 4.9 | 6.9 | ns | | | | |
| t _{RDD} | Decode-to-Output Routing Delay | 0.3 | 0.4 | 0.4 | 0.5 | 0.7 | ns | | | | |
| Logic Module Sequential Timing^{3, 4} | | | | | | | | | | | |
| t _{CO} | Flip-Flop Clock-to-Output | 1.3 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{GO} | Latch Gate-to-Output | 1.3 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{SUD} | Flip-Flop (Latch) Set-Up Time | 0.3 | 0.3 | 0.4 | 0.5 | 0.7 | ns | | | | |
| t _{HD} | Flip-Flop (Latch) Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{RO} | Flip-Flop (Latch) Reset-to-Output | 1.6 | 1.7 | 2.0 | 2.3 | 3.2 | ns | | | | |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 0.7 | 0.8 | 0.9 | 1.0 | 1.4 | ns | | | | |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 3.3 | 3.7 | 4.2 | 4.9 | 6.9 | ns | | | | |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | 4.4 | 4.8 | 5.5 | 6.4 | 9.0 | ns | | | | |
| Synchronous SRAM Operations | | | | | | | | | | | |
| t _{RC} | Read Cycle Time | 6.8 | 7.5 | 8.5 | 10.0 | 14.0 | ns | | | | |
| t _{WC} | Write Cycle Time | 6.8 | 7.5 | 8.5 | 10.0 | 14.0 | ns | | | | |
| t _{RCKHL} | Clock HIGH/LOW Time | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns | | | | |
| t _{RCO} | Data Valid After Clock HIGH/LOW | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns | | | | |
| t _{ADSU} | Address/Data Set-Up Time | 1.6 | 1.8 | 2.0 | 2.4 | 3.4 | ns | | | | |
| Synchronous SRAM Operations (continued) | | | | | | | | | | | |
| t _{ADH} | Address/Data Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{RENSU} | Read Enable Set-Up | 0.6 | 0.7 | 0.8 | 0.9 | 1.3 | ns | | | | |
| t _{RENH} | Read Enable Hold | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns | | | | |
| t _{WENSU} | Write Enable Set-Up | 2.7 | 3.0 | 3.4 | 4.0 | 5.6 | ns | | | | |
| t _{WENH} | Write Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{BENS} | Block Enable Set-Up | 2.8 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | | |
| t _{BENH} | Block Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|---|------|----------|------|----------|------|-----------|-------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| TTL Output Module Timing⁵ (Continued) | | | | | | | | | | | |
| t _{ENLZ} | Enable Pad LOW to Z | | 4.9 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | |
| t _{GLH} | G-to-Pad HIGH | | 2.9 | 3.3 | 3.7 | 4.4 | 6.1 | ns | | | |
| t _{GHL} | G-to-Pad LOW | | 2.9 | 3.3 | 3.7 | 4.4 | 6.1 | ns | | | |
| t _{LSU} | I/O Latch Output Set-Up | | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | ns | | | |
| t _{LH} | I/O Latch Output Hold | | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 5.7 | 6.3 | 7.1 | 8.4 | 11.8 | ns | | | |
| t _{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 7.8 | 8.6 | 9.8 | 11.5 | 16.1 | ns | | | |
| d _{TLH} | Capacitive Loading, LOW to HIGH | | 0.07 | 0.08 | 0.09 | 0.10 | 0.14 | ns/pF | | | |
| d _{THL} | Capacitive Loading, HIGH to LOW | | 0.07 | 0.08 | 0.09 | 0.10 | 0.14 | ns/pF | | | |

Table 51 • PQ144

| PQ144 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| 80 | GNDI |
| 81 | NC |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | I/O |
| 87 | I/O |
| 88 | VKS |
| 89 | VPP |
| 90 | VCC |
| 91 | VCCI |
| 92 | NC |
| 93 | VSV |
| 94 | I/O |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | I/O |
| 99 | I/O |
| 100 | GND |
| 101 | GNDI |
| 102 | NC |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | I/O |
| 107 | I/O |
| 108 | I/O |
| 109 | I/O |
| 110 | SDI |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | GNDQ |

Table 52 • PQ160

| PQ160 | | | |
|-------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 95 | I/O | I/O | I/O |
| 96 | I/O | I/O | WD, I/O |
| 97 | I/O | I/O | I/O |
| 98 | VCCA | VCCA | VCCA |
| 99 | GND | GND | GND |
| 100 | NC | I/O | I/O |
| 101 | I/O | I/O | I/O |
| 102 | I/O | I/O | I/O |
| 103 | NC | I/O | I/O |
| 104 | I/O | I/O | I/O |
| 105 | I/O | I/O | I/O |
| 106 | I/O | I/O | WD, I/O |
| 107 | I/O | I/O | WD, I/O |
| 108 | I/O | I/O | I/O |
| 109 | GND | GND | GND |
| 110 | NC | I/O | I/O |
| 111 | I/O | I/O | WD, I/O |
| 112 | I/O | I/O | WD, I/O |
| 113 | I/O | I/O | I/O |
| 114 | NC | VCCI | VCCI |
| 115 | I/O | I/O | WD, I/O |
| 116 | NC | I/O | WD, I/O |
| 117 | I/O | I/O | I/O |
| 118 | I/O | I/O | TDI, I/O |
| 119 | I/O | I/O | TMS, I/O |
| 120 | GND | GND | GND |
| 121 | I/O | I/O | I/O |
| 122 | I/O | I/O | I/O |
| 123 | I/O | I/O | I/O |
| 124 | NC | I/O | I/O |
| 125 | GND | GND | GND |
| 126 | I/O | I/O | I/O |
| 127 | I/O | I/O | I/O |
| 128 | I/O | I/O | I/O |
| 129 | NC | I/O | I/O |
| 130 | GND | GND | GND |
| 131 | I/O | I/O | I/O |

Table 56 • VQ100

| VQ100 | | |
|-------------------|-------------------------|-------------------------|
| Pin Number | A42MX09 Function | A42MX16 Function |
| 93 | I/O | I/O |
| 94 | GND | GND |
| 95 | I/O | I/O |
| 96 | I/O | I/O |
| 97 | I/O | I/O |
| 98 | I/O | I/O |
| 99 | I/O | I/O |
| 100 | DCLK, I/O | DCLK, I/O |

Figure 48 • TQ176




Table 57 • TQ176

| TQ176 | | | |
|-------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 1 | GND | GND | GND |
| 2 | MODE | MODE | MODE |
| 3 | I/O | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | NC | NC | I/O |
| 9 | I/O | I/O | I/O |

Table 58 • CQ208

| CQ208 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 1 | GND |
| 2 | VCCA |
| 3 | MODE |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | VCCA |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |
| 22 | GND |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | I/O |
| 27 | GND |
| 28 | VCCI |
| 29 | VCCA |
| 30 | I/O |
| 31 | I/O |
| 32 | VCCA |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 133 | I/O |
| 134 | I/O |
| 135 | I/O |
| 136 | I/O |
| 137 | I/O |
| 138 | I/O |
| 139 | GND |
| 140 | I/O |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |
| 148 | I/O |
| 149 | I/O |
| 150 | I/O |
| 151 | I/O |
| 152 | I/O |
| 153 | I/O |
| 154 | I/O |
| 155 | VCCA |
| 156 | I/O |
| 157 | I/O |
| 158 | VCCA |
| 159 | VCCI |
| 160 | GND |
| 161 | I/O |
| 162 | I/O |
| 163 | I/O |
| 164 | I/O |
| 165 | GND |
| 166 | I/O |
| 167 | I/O |
| 168 | I/O |
| 169 | I/O |

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 207 | I/O |
| 208 | I/O |
| 209 | QCLKC, I/O |
| 210 | I/O |
| 211 | WD, I/O |
| 212 | WD, I/O |
| 213 | I/O |
| 214 | I/O |
| 215 | WD, I/O |
| 216 | WD, I/O |
| 217 | I/O |
| 218 | PRB, I/O |
| 219 | I/O |
| 220 | CLKB, I/O |
| 221 | I/O |
| 222 | GND |
| 223 | GND |
| 224 | VCCA |
| 225 | VCCI |
| 226 | I/O |
| 227 | CLKA, I/O |
| 228 | I/O |
| 229 | PRA, I/O |
| 230 | I/O |
| 231 | I/O |
| 232 | WD, I/O |
| 233 | WD, I/O |
| 234 | I/O |
| 235 | I/O |
| 236 | I/O |
| 237 | I/O |
| 238 | I/O |
| 239 | I/O |
| 240 | QCLKD, I/O |
| 241 | I/O |
| 242 | WD, I/O |
| 243 | GND |

Table 60 • BG272

| BG272 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| C3 | GND |
| C4 | I/O |
| C5 | WD, I/O |
| C6 | I/O |
| C7 | QCLKC, I/O |
| C8 | I/O |
| C9 | I/O |
| C10 | CLKB |
| C11 | PRA, I/O |
| C12 | WD, I/O |
| C13 | I/O |
| C14 | QCLKD, I/O |
| C15 | I/O |
| C16 | WD, I/O |
| C17 | SDI, I/O |
| C18 | I/O |
| C19 | I/O |
| C20 | I/O |
| D1 | I/O |
| D2 | I/O |
| D3 | I/O |
| D4 | I/O |
| D5 | VCCI |
| D6 | I/O |
| D7 | I/O |
| D8 | VCCA |
| D9 | WD, I/O |
| D10 | VCCI |
| D11 | I/O |
| D12 | VCCI |
| D13 | I/O |
| D14 | VCCI |
| D15 | I/O |
| D16 | VCCA |
| D17 | GND |
| D18 | I/O |
| D19 | I/O |

Table 60 • BG272

| BG272 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| J9 | GND |
| J10 | GND |
| J11 | GND |
| J12 | GND |
| J17 | VCCA |
| J18 | I/O |
| J19 | I/O |
| J20 | I/O |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K4 | VCCI |
| K9 | GND |
| K10 | GND |
| K11 | GND |
| K12 | GND |
| K17 | I/O |
| K18 | VCCA |
| K19 | VCCA |
| K20 | LP |
| L1 | I/O |
| L2 | I/O |
| L3 | VCCA |
| L4 | VCCA |
| L9 | GND |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L17 | VCCI |
| L18 | I/O |
| L19 | I/O |
| L20 | TCK, I/O |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | VCCI |
| M9 | GND |

Table 62 • CQ172

| | |
|-----|------|
| 99 | I/O |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | GND |
| 104 | I/O |
| 105 | I/O |
| 106 | VKS |
| 107 | VPP |
| 108 | GND |
| 109 | VCCI |
| 110 | VSV |
| 111 | I/O |
| 112 | I/O |
| 113 | VCC |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | GND |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | I/O |
| 123 | GNDI |
| 124 | I/O |
| 125 | I/O |
| 126 | I/O |
| 127 | I/O |
| 128 | I/O |
| 129 | I/O |
| 130 | I/O |
| 131 | SDI |
| 132 | I/O |
| 133 | I/O |
| 134 | I/O |
| 135 | I/O |
| 136 | VCCI |
| 137 | I/O |