



Welcome to [E-XFL.COM](#)

#### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	72
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-2pl84i">https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-2pl84i</a>

**Table 1 • Product profile**

<b>Device</b>	<b>A40MX02</b>	<b>A40MX04</b>	<b>A42MX09</b>	<b>A42MX16</b>	<b>A42MX24</b>	<b>A42MX36</b>
<b>Maximum Flip-Flops</b>	147	273	516	928	1,410	1,822
<b>Clocks</b>	1	1	2	2	2	6
<b>User I/O (maximum)</b>	57	69	104	140	176	202
<b>PCI</b>	–	–	–	–	Yes	Yes
<b>Boundary Scan Test (BST)</b>	–	–	–	–	Yes	Yes
Packages (by pin count)						
PLCC	44, 68	44, 68, 84	84	84	84	–
PQFP	100	100	100, 144, 160	100, 160, 208	160, 208	208, 240
VQFP	80	80	100	100	–	–
TQFP	–	–	176	176	176	–
CQFP	–	–	–	172	–	208, 256
PBGA	–	–	–	–	–	272
CPGA	–	–	132	–	–	–

**Figure 4 • 42MX S-Module Implementation**



A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

### 3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.

**Figure 8 • Clock Networks of 42MX Devices****Figure 9 • Quadrant Clock Network of A42MX36 Devices**

**Note:** \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

### 3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at [www.microsemi.com/soc/products/software/libero/default.aspx](http://www.microsemi.com/soc/products/software/libero/default.aspx) for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

### 3.6.1 Application Notes

- AC278: *BSDL Files Format Description*
- AC225: *Programming Antifuse Devices*
- AC168: *Implementation of Security in Microsemi Antifuse FPGAs*

### 3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

### 3.6.3 Miscellaneous

*Libero IDE Flow Diagram*

## 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

**Table 12 • Absolute Maximum Ratings for 40MX Devices\***

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC+0.5	V
VO	Output Voltage	-0.5 to VCC+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 13 • Absolute Maximum Ratings for 42MX Devices\***

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

### 3.9.1 Mixed 5.0V/3.3V Electrical Specifications

**Table 22 • Mixed 5.0V/3.3V Electrical Specifications**

<b>Symbol</b>	<b>Parameter</b>	<b>Commercial</b>		<b>Commercial –F</b>		<b>Industrial</b>		<b>Military</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
VOH <sup>1</sup>	IOH = -10 mA	2.4		2.4				2.4		V
	IOH = -4 mA					2.4		2.4		V
VOL <sup>1</sup>	IOL = 10 mA	0.5		0.5				0.4		V
	IOL = 6 mA					0.4		0.4		V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH <sup>2</sup>		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V	-10		-10		-10		-10		µA
IH	VIN = 2.7 V	-10		-10		-10		-10		µA
Input Transition Time, T <sub>R</sub> and T <sub>F</sub>		500		500		500		500		ns
C <sub>IO</sub>	I/O Capacitance	10		10		10		10		pF
Standby Current, ICC <sup>3</sup>	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	20		25		25		25		mA
Low Power Mode Standby Current		0.5		ICC – 5.0		ICC – 5.0		ICC – 5.0		mA
IIO I/O source sink	Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> ) current									

1. Only one output tested at a time. VCCI = min.

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

3. All outputs unloaded. All inputs = VCCI or GND

### 3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling


MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

**Table 23 • DC Specification (5.0 V PCI Signaling)<sup>1</sup>**

<b>Symbol</b>	<b>Parameter</b>	<b>PCI</b>		<b>MX</b>		<b>Units</b>	
		<b>Condition</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>		
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 <sup>2</sup>	V
VIH <sup>3</sup>	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
IIH	Input High Leakage Current	VIN = 2.7 V		70	—	10	µA
IIL	Input Low Leakage Current	VIN=0.5 V		-70	—	-10	µA
VOH	Output High Voltage	IOUT = -2 mA IOUT = -6 mA	2.4		3.84		V
VOL	Output Low Voltage	IOUT = 3 mA, 6 mA	0.55		—	0.33	V

**Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V}$ )**

		Temperature						
40MX Voltage	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C	
3.60	0.83	0.85	0.92	0.96	1.14	1.25	1.53	

**Figure 37 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V}$ )**

**Note:** This derating factor applies to all routing and propagation delays

### 3.11.5 PCI System Timing Specification

The following tables list the critical PCI timing parameters and the corresponding timing parameters for the MX PCI-compliant devices.

### 3.11.6 PCI Models

Microsemi provides synthesizable VHDL and Verilog-HDL models for a PCI Target interface, a PCI Target and Target+DMA Master interface. Contact the Microsemi sales representative for more details.

**Table 32 • Clock Specification for 33 MHz PCI**

Symbol	Parameter	PCI		A42MX24		A42MX36		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{CYC}$	CLK Cycle Time	30	—	4.0	—	4.0	—	ns
$t_{HIGH}$	CLK High Time	11	—	1.9	—	1.9	—	ns
$t_{LOW}$	CLK Low Time	11	—	1.9	—	1.9	—	ns

**Table 33 • Timing Parameters for 33 MHz PCI**

Symbol	Parameter	PCI		A42MX24		A42MX36		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{VAL}$	CLK to Signal Valid—Bused Signals	2	11	2.0	9.0	2.0	9.0	ns
$t_{VAL(PTP)}$	CLK to Signal Valid—Point-to-Point	$2^2$	12	2.0	9.0	2.0	9.0	ns
$t_{ON}$	Float to Active	2	—	2.0	4.0	2.0	4.0	ns
$t_{OFF}$	Active to Float	—	28	—	$8.3^1$	—	$8.3^1$	ns
$t_{SU}$	Input Set-Up Time to CLK—Bused Signals	7	—	1.5	—	1.5	—	ns

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Input Module Propagation Delays</b>											
t <sub>INYH</sub>	Pad-to-Y HIGH		0.7		0.8		0.9		1.1		1.5 ns
t <sub>INYL</sub>	Pad-to-Y LOW		0.6		0.7		0.8		1.0		1.3 ns
<b>Input Module Predicted Routing Delays<sup>1</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.1		2.4		2.2		3.2		4.5 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.6		3.0		3.4		4.0		5.6 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		3.1		3.6		4.1		4.8		6.7 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		5.7		6.6		7.5		8.8		12.4 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input Low to HIGH	FO = 16	4.6		5.3		6.0		7.0		9.8 ns
		FO = 128	4.6		5.3		6.0		7.0		9.8
t <sub>CKL</sub>	Input High to LOW	FO = 16	4.8		5.6		6.3		7.4		10.4 ns
		FO = 128	4.8		5.6		6.3		7.4		10.4
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16	2.2		2.6		2.9		3.4		4.8 ns
		FO = 128	2.4		2.7		3.1		3.6		5.1
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16	2.2		2.6		2.9		3.4		4.8 ns
		FO = 128	2.4		2.7		3.01		3.6		5.1
t <sub>CKSW</sub>	Maximum Skew	FO = 16	0.4		0.5		0.5		0.6		0.8 ns
		FO = 128	0.5		0.6		0.7		0.8		1.2
t <sub>P</sub>	Minimum Period	FO = 16	4.7		5.4		6.1		7.2		10.0 ns
		FO = 128	4.8		5.6		6.3		7.5		10.4
f <sub>MAX</sub>	Maximum Frequency	FO = 16	188		175		160		139		83 MHz
		FO = 128	181		168		154		134		80

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>RD1</sub>	FO = 1 Routing Delay		2.0		2.2		2.5		3.0		4.2 ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t <sub>RD4</sub>	FO = 4 Routing Delay		4.2		4.8		5.4		6.3		8.9 ns
t <sub>RD8</sub>	FO = 8 Routing Delay		7.1		8.2		9.2		10.9		15.2 ns
<b>Logic Module Sequential Timing<sup>2</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up		4.3		4.9		5.6		6.6		9.2 ns
t <sub>HD</sub> <sup>3</sup>	Flip-Flop (Latch) Data Input Hold		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	4.3		4.9		5.6		6.6		9.2	ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.3		6.0		7.0		9.8 ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width		4.6		5.3		6.0		7.0		9.8 ns
t <sub>A</sub>	Flip-Flop Clock Input Period	6.8		7.8		8.9		10.4		14.6	ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency (FO = 128)		109		101		92		80		48 MHz
<b>Input Module Propagation Delays</b>											
t <sub>INYH</sub>	Pad-to-Y HIGH		1.0		1.1		1.3		1.5		2.1 ns
t <sub>INYL</sub>	Pad-to-Y LOW		0.9		1.0		1.1		1.3		1.9 ns
<b>Input Module Predicted Routing Delays<sup>1</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.9		3.4		3.8		4.5		6.3 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		4.4		5.0		5.7		6.7		9.4 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		5.1		5.9		6.7		7.8		11.0 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		8.0		9.26		10.5		12.6		17.3 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH FO = 16		6.4		7.4		8.3		9.8		13.7 ns
	FO = 128		6.4		7.4		8.3		9.8		13.7
t <sub>CKL</sub>	Input HIGH to LOW FO = 16		6.7		7.8		8.8		10.4		14.5 ns
	FO = 128		6.7		7.8		8.8		10.4		14.5
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
	FO = 128		3.3		3.8		4.3		5.1		7.1
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
	FO = 128		3.3		3.8		4.3		5.1		7.1
t <sub>CKSW</sub>	Maximum Skew	FO = 16	0.6		0.6		0.7		0.8		1.2 ns
	FO = 128		0.8		0.9		1.0		1.2		1.6

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>4</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH		5.5	6.4	7.2	8.5	11.9	ns			
t <sub>DHL</sub>	Data-to-Pad LOW		4.8	5.5	6.2	7.3	10.2	ns			
t <sub>ENZH</sub>	Enable Pad Z to HIGH		4.7	5.5	6.2	7.3	10.2	ns			
t <sub>ENZL</sub>	Enable Pad Z to LOW		6.8	7.9	8.9	10.5	14.7	ns			
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		11.1	12.8	14.5	17.1	23.9	ns			
t <sub>ENLZ</sub>	Enable Pad LOW to Z		8.2	9.5	10.7	12.6	17.7	ns			
d <sub>TLH</sub>	Delta LOW to HIGH		0.05	0.05	0.06	0.07	0.10	ns/pF			
d <sub>THL</sub>	Delta HIGH to LOW		0.03	0.03	0.04	0.04	0.06	ns/pF			

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading.

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Propagation Delays<sup>1</sup></b>											
t <sub>PD1</sub>	Single Module		1.2	1.3	1.5	1.8	2.5	ns			
t <sub>CO</sub>	Sequential Clock-to-Q		1.3	1.4	1.6	1.9	2.7	ns			
t <sub>GO</sub>	Latch G-to-Q		1.2	1.4	1.6	1.8	2.6	ns			
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q		1.2	1.6	1.8	2.1	2.9	ns			
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay		0.7	0.8	0.9	1.0	1.4	ns			
t <sub>RD2</sub>	FO = 2 Routing Delay		0.9	1.0	1.2	1.4	1.9	ns			
t <sub>RD3</sub>	FO = 3 Routing Delay		1.2	1.3	1.5	1.7	2.4	ns			
t <sub>RD4</sub>	FO = 4 Routing Delay		1.4	1.5	1.7	2.0	2.9	ns			
t <sub>RD8</sub>	FO = 8 Routing Delay		2.3	2.6	2.9	3.4	4.8	ns			
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up		0.3	0.4	0.4	0.5	0.7	ns			
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	ns			
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.4	0.5	0.5	0.6	0.8	ns				
t <sub>HEN</sub> A	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	ns			
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.4	3.8	4.3	5.0	7.0	ns				

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	4.5		4.9		5.6		6.6		9.2		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	3.5		3.8		4.3		5.1		7.1		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Set-Up	0.3		0.3		0.4		0.4		0.6		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Set-Up	0.3		0.3		0.4		0.4		0.6		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency	268		244		224		195		117		MHz

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up	0.5	0.5	0.6	0.7	0.9					ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	1.0	1.1	1.2	1.4	2.0					ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.8	5.3	6.0	7.1	9.9					ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	6.2	6.9	7.9	9.2	12.9					ns
t <sub>A</sub>	Flip-Flop Clock Input Period	9.5	10.6	12.0	14.1	19.8					ns
t <sub>IINH</sub>	Input Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>INSU</sub>	Input Buffer Latch Set-Up	0.7	0.8	0.9	1.01	1.4					ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>OUTSU</sub>	Output Buffer Latch Set-Up	0.7	0.8	0.89	1.01	1.4					ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency	129	117	108	94	56	MHz				
<b>Input Module Propagation Delays</b>											
t <sub>IINYH</sub>	Pad-to-Y HIGH	1.5	1.6	1.9	2.2	3.1	ns				
t <sub>IINYL</sub>	Pad-to-Y LOW	1.1	1.3	1.4	1.7	2.4	ns				
t <sub>INGH</sub>	G to Y HIGH	2.0	2.2	2.5	2.9	4.1	ns				
t <sub>INGL</sub>	G to Y LOW	2.0	2.2	2.5	2.9	4.1	ns				
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay	2.6	2.9	3.2	3.8	5.3	ns				
t <sub>IRD2</sub>	FO = 2 Routing Delay	2.9	3.2	3.7	4.3	6.1	ns				
t <sub>IRD3</sub>	FO = 3 Routing Delay	3.3	3.6	4.1	4.9	6.8	ns				
t <sub>IRD4</sub>	FO = 4 Routing Delay	3.6	4.0	4.6	5.4	7.6	ns				
t <sub>IRD8</sub>	FO = 8 Routing Delay	5.1	5.6	6.4	7.5	10.5	ns				
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	4.4	4.8	5.5	6.5	9.0	ns			
		FO = 384	4.8	5.3	6.0	7.1	9.9	ns			
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns			
		FO = 384	6.2	6.9	7.9	9.2	12.9	ns			
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	5.7	6.3	7.1	8.4	11.8	ns			
		FO = 384	6.6	7.4	8.3	9.8	13.7	ns			

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	2.8	3.2	3.6	4.2	4.9	5.9	6.9	ns	ns	
		FO = 635	3.3	3.7	4.2	4.9	6.9	ns	ns			
t <sub>P</sub>	Minimum Period (1/f <sub>MAX</sub> )	FO = 32	5.5	6.1	6.6	7.6	8.3	12.7	ns	ns		
		FO = 635	6.0	6.6	7.2	8.3	12.7	13.8	ns	ns		
f <sub>MAX</sub>	Maximum Datapath Frequency	FO = 32	180	164	151	131	79	MHz				
		FO = 635	166	151	139	121	73	MHz				
<b>TTL Output Module Timing<sup>5</sup></b>												
t <sub>DLH</sub>	Data-to-Pad HIGH		2.6	2.8	3.2	3.8	5.3	ns				
t <sub>DHL</sub>	Data-to-Pad LOW		3.0	3.3	3.7	4.4	6.2	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.7	3.0	3.3	3.9	5.5	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW		3.0	3.3	3.7	4.3	6.1	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.3	5.8	6.6	7.8	10.9	ns				

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### **TDI, I/OTest Data In**

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### **TDO, I/OTest Data Out**

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### **TMS, I/OTest Mode Select**

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a 10kΩ pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

#### **VCC, Supply Voltage**

Input supply voltage for 40MX devices

#### **VCCA, Supply Voltage**

Supply voltage for array in 42MX devices

#### **VCCI, Supply Voltage**

Supply voltage for I/Os in 42MX devices

#### **WD, IOWide Decode Output**

When a wide decode module is used in a 42MX device this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.

**Table 51 • PQ144**

<b>PQ144</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
43	I/O
44	GNDQ
45	GNDI
46	NC
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	VCC
55	VCCI
56	NC
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	GND
65	GNDI
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	SDO
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	GNDQ

**Table 51 • PQ144**

<b>PQ144</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
117	GNDI
118	NC
119	I/O
120	I/O
121	I/O
122	I/O
123	PROBA
124	I/O
125	CLKA
126	VCC
127	VCCI
128	NC
129	I/O
130	CLKB
131	I/O
132	PROBB
133	I/O
134	I/O
135	I/O
136	GND
137	GNDI
138	NC
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	DCLK

**Table 52 • PQ160**


<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	21	CLKA, I/O	CLKA, I/O	CLKA, I/O
	22	I/O	I/O	I/O
	23	PRA, I/O	PRA, I/O	PRA, I/O
	24	NC	I/O	WD, I/O
	25	I/O	I/O	WD, I/O
	26	I/O	I/O	I/O
	27	I/O	I/O	I/O
	28	NC	I/O	I/O
	29	I/O	I/O	WD, I/O
	30	GND	GND	GND
	31	NC	I/O	WD, I/O
	32	I/O	I/O	I/O
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	NC	VCCI	VCCI
	36	I/O	I/O	WD, I/O
	37	I/O	I/O	WD, I/O
	38	SDI, I/O	SDI, I/O	SDI, I/O
	39	I/O	I/O	I/O
	40	GND	GND	GND
	41	I/O	I/O	I/O
	42	I/O	I/O	I/O
	43	I/O	I/O	I/O
	44	GND	GND	GND
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	GND	GND	GND
	50	I/O	I/O	I/O
	51	I/O	I/O	I/O
	52	NC	I/O	I/O
	53	I/O	I/O	I/O
	54	NC	VCCA	VCCA
	55	I/O	I/O	I/O
	56	I/O	I/O	I/O
	57	VCCA	VCCA	VCCA

**Table 58 • CQ208**

<b>CQ208</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
148	I/O
149	I/O
150	GND
151	I/O
152	I/O
153	I/O
154	I/O
155	I/O
156	I/O
157	GND
158	I/O
159	SDI, I/O
160	I/O
161	WD, I/O
162	WD, I/O
163	I/O
164	VCCI
165	I/O
166	I/O
167	I/O
168	WD, I/O
169	WD, I/O
170	I/O
171	QCLKD, I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	WD, I/O
177	WD, I/O
178	PRA, I/O
179	I/O
180	CLKA, I/O
181	I/O
182	VCCI
183	VCCA
184	GND

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
244	WD, I/O
245	I/O
246	I/O
247	I/O
248	VCCI
249	I/O
250	WD, I/O
251	WD, I/O
252	I/O
253	SDI, I/O
254	I/O
255	GND
256	NC

**Figure 51 • BG272****Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
A1	GND
A2	GND
A3	I/O
A4	WD, I/O
A5	I/O

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
D20	I/O
E1	I/O
E2	I/O
E3	I/O
E4	VCCA
E17	VCCI
E18	I/O
E19	I/O
E20	I/O
F1	I/O
F2	I/O
F3	I/O
F4	VCCI
F17	I/O
F18	I/O
F19	I/O
F20	I/O
G1	I/O
G2	I/O
G3	I/O
G4	VCCI
G17	VCCI
G18	I/O
G19	I/O
G20	I/O
H1	I/O
H2	I/O
H3	I/O
H4	VCCA
H17	I/O
H18	I/O
H19	I/O
H20	I/O
J1	I/O
J2	I/O
J3	I/O
J4	VCCI

**Table 62 • CQ172**

99	I/O
100	I/O
101	I/O
102	I/O
103	GND
104	I/O
105	I/O
106	VKS
107	VPP
108	GND
109	VCCI
110	VSV
111	I/O
112	I/O
113	VCC
114	I/O
115	I/O
116	I/O
117	I/O
118	GND
119	I/O
120	I/O
121	I/O
122	I/O
123	GNDI
124	I/O
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	SDI
132	I/O
133	I/O
134	I/O
135	I/O
136	VCCI
137	I/O