



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**



Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 83  |
| Number of Gates                | 14000   |
| Voltage - Supply               | 3V ~ 3.6V, 4.5V ~ 5.5V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 85°C (TA)   |
| Package / Case                 | 100-TQFP  |
| Supplier Device Package        | 100-VQFP (14x14)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-2vqg100i">https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-2vqg100i</a> |

**Figure 5 • A42MX24 and A42MX36 D-Module Implementation****Figure 6 • A42MX36 Dual-Port SRAM Block**

### 3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

#### 3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.


#### 3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.


Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

**Figure 10 • 42MX I/O Module**



**Note:** \*Can be configured as a Latch or D Flip-Flop (Using C-Module)

**Figure 11 • PCI Output Structure of A42MX24 and A42MX36 Devices**



## 3.3 Other Architectural Features

The following sections cover other architectural features of 40MX and 42MX FPGAs.

### 3.3.1 Performance

MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not require auxiliary configuration devices and thus are an optimal platform to integrate the functionality contained in multiple programmable logic devices. In addition, designs that previously would have required a gate array to meet performance can be integrated into an MX device with improvements in cost and time-to-market. Using timing-driven place-and-route (TDPR) tools, designers can achieve highly deterministic device performance.

### 3.3.2 User Security

Microsemi FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and protect against unauthorized users attempting to access the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs protected with the highest level of security available from both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

### 3.3.3 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor is designed to allow concurrent programming of multiple units from the same PC.

### 3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200  $\mu$ s to allow for charge pumps to power up, and device initialization will begin.

## 3.4 Power Dissipation

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

### 3.4.1 General Power Equation

$$P = [ICC_{\text{standby}} + ICC_{\text{active}}] \cdot V_{CCI} + I_{OL} \cdot V_{OL} \cdot N + I_{OH} \cdot (V_{CCI} - V_{OH}) \cdot M$$

EQ 1

where:

- $ICC_{\text{standby}}$  is the current flowing when no inputs or outputs are changing.
- $ICC_{\text{active}}$  is the current flowing due to CMOS switching.
- $I_{OL}$ ,  $I_{OH}$  are TTL sink/source currents.
- $V_{OL}$ ,  $V_{OH}$  are TTL level output voltages.
- $N$  equals the number of outputs driving TTL loads to  $V_{OL}$ .
- $M$  equals the number of outputs driving TTL loads to  $V_{OH}$ .

Accurate values for  $N$  and  $M$  are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

### 3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

### 3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

$$\text{Power}(\mu\text{W}) = C_{EQ} \cdot V_{CCA}^2 \cdot F(1)$$

EQ 2

where:

- $C_{EQ}$  = Equivalent capacitance expressed in picofarads (pF)

$f_{q2}$  = Average second routed array clock rate in MHz)

**Table 7 • Fixed Capacitance Values for MX FPGAs (pF)**

| Device Type | r1 routed_Clk1 | r2 routed_Clk2 |
|-------------|----------------|----------------|
| A40MX02     | 41.4           | N/A            |
| A40MX04     | 68.6           | N/A            |
| A42MX09     | 118            | 118            |
| A42MX16     | 165            | 165            |
| A42MX24     | 185            | 185            |
| A42MX36     | 220            | 220            |

### 3.4.6 Test Circuitry and Silicon Explorer II Probe

MX devices contain probing circuitry that provides built-in access to every node in a design, via the use of Silicon Explorer II. Silicon Explorer II is an integrated hardware and software solution that, in conjunction with the Designer software, allow users to examine any of the internal nets of the device while it is operating in a prototyping or a production system. The user can probe into an MX device without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle and providing a true representation of the device under actual functional situations.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.


Silicon Explorer II is used to control the MODE, DCLK, SDI and SDO pins in MX devices to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the MODE pin is held HIGH.

Figure 12, page 16 illustrates the interconnection between Silicon Explorer II and 40MX devices, while Figure 13, page 17 illustrates the interconnection between Silicon Explorer II and 42MX devices

To allow for probing capabilities, the security fuses must not be programmed. (See User Security, page 12 for the security fuses of 40MX and 42MX devices). Table 8, page 17 summarizes the possible device configurations for probing.

PRA and PRB pins are dual-purpose pins. When the "Reserve Probe Pin" is checked in the Designer software, PRA and PRB pins are reserved as dedicated outputs for probing. If PRA and PRB pins are required as user I/Os to achieve successful layout and "Reserve Probe Pin" is checked, the layout tool will override the option and place user I/Os on PRA and PRB pins.

**Figure 12 • Silicon Explorer II Setup with 40MX**



### 3.9.1 Mixed 5.0V/3.3V Electrical Specifications

**Table 22 • Mixed 5.0V/3.3V Electrical Specifications**

| Symbol  | Parameter        | Commercial |            | Commercial –F |            | Industrial |            | Military  |            | Units |
|---|------------------|------------|------------|---------------|------------|------------|------------|-----------|------------|-------|
|   |                  | Min.       | Max.       | Min.          | Max.       | Min.       | Max.       | Min.      | Max.       |       |
| VOH <sup>1</sup>  | IOH = –10 mA     | 2.4        |            | 2.4           |            |            |            |           |            | V     |
|   | IOH = –4 mA      |            |            |               |            | 2.4        |            | 2.4       |            | V     |
| VOL <sup>1</sup>  | IOL = 10 mA      | 0.5        |            | 0.5           |            |            |            |           |            | V     |
|   | IOL = 6 mA       |            |            |               |            | 0.4        |            | 0.4       |            | V     |
| VIL   |                  | –0.3       | 0.8        | –0.3          | 0.8        | –0.3       | 0.8        | –0.3      | 0.8        | V     |
| VIH <sup>2</sup>  |                  | 2.0        | VCCA + 0.3 | 2.0           | VCCA + 0.3 | 2.0        | VCCA + 0.3 | 2.0       | VCCA + 0.3 | V     |
| IL  | VIN = 0.5 V      | –10        |            | –10           |            | –10        |            | –10       |            | μA    |
| IH  | VIN = 2.7 V      | –10        |            | –10           |            | –10        |            | –10       |            | μA    |
| Input Transition Time, T <sub>R</sub> and T <sub>F</sub>  |                  | 500        |            | 500           |            | 500        |            | 500       |            | ns    |
| C <sub>IO</sub> I/O Capacitance   |                  | 10         |            | 10            |            | 10         |            | 10        |            | pF    |
| Standby Current, ICC <sup>3</sup>   | A42MX09          | 5          |            | 25            |            | 25         |            | 25        |            | mA    |
|   | A42MX16          | 6          |            | 25            |            | 25         |            | 25        |            | mA    |
|   | A42MX24, A42MX36 | 20         |            | 25            |            | 25         |            | 25        |            | mA    |
| Low Power Mode Standby Current  |                  | 0.5        |            | ICC – 5.0     |            | ICC – 5.0  |            | ICC – 5.0 |            | mA    |
| I/O I/O source sink current Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> ) |                  |            |            |               |            |            |            |           |            |       |

1. Only one output tested at a time. VCCI = min.

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

3. All outputs unloaded. All inputs = VCCI or GND

### 3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.


**Table 23 • DC Specification (5.0 V PCI Signaling)<sup>1</sup>**

| Symbol           | Parameter                  | Condition                    | PCI  |           | MX   |                   | Units |
|------------------|----------------------------|------------------------------|------|-----------|------|-------------------|-------|
|                  |                            |                              | Min. | Max.      | Min. | Max.              |       |
| VCCI             | Supply Voltage for I/Os    |                              | 4.75 | 5.25      | 4.75 | 5.25 <sup>2</sup> | V     |
| VIH <sup>3</sup> | Input High Voltage         |                              | 2.0  | VCC + 0.5 | 2.0  | VCCI + 0.3        | V     |
| VIL              | Input Low Voltage          |                              | –0.5 | 0.8       | –0.3 | 0.8               | V     |
| IIH              | Input High Leakage Current | VIN = 2.7 V                  |      | 70        | —    | 10                | μA    |
| IIL              | Input Low Leakage Current  | VIN=0.5 V                    |      | –70       | —    | –10               | μA    |
| VOH              | Output High Voltage        | IOUT = –2 mA<br>IOUT = –6 mA | 2.4  |           | 3.84 |                   | V     |
| VOL              | Output Low Voltage         | IOUT = 3 mA, 6 mA            |      | 0.55      | —    | 0.33              | V     |

### 3.10.2 Sequential Module Timing Characteristics

The following figure shows sequential module timing characteristics.

**Figure 25 • Flip-Flops and Latches**




**Note:** \*D represents all data functions involving A, B, and S for multiplexed flip-flops.

### 3.10.3 Sequential Timing Characteristics

The following figures show sequential timing characteristics.

**Figure 26 • Input Buffer Latches**



**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                      | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|----------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                      | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>1</sup> |                      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH     |          | 3.9  |          | 4.5  |          | 5.1  |           | 6.05 |          | 8.5  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW      |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW  |          | 4.9  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z |          | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.0 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z  |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                       | Delta LOW to HIGH    |          | 0.03 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                       | Delta HIGH to LOW    |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                     | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|-------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays                    |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                       |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>PD2</sub>                                   | Dual-Module Macros                  |          | 3.7  |          | 4.3  |          | 4.9  |           | 5.7  |          | 8.0  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q               |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                        |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q        |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| Logic Module Predicted Routing Delays <sup>1</sup> |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay                |          | 1.9  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay                |          | 2.7  |          | 3.1  |          | 3.5  |           | 4.1  |          | 5.7  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay                |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay                |          | 4.1  |          | 4.8  |          | 5.4  |           | 6.3  |          | 8.9  | ns    |
| t <sub>RD8</sub>                                   | FO = 8 Routing Delay                |          | 7.1  |          | 8.1  |          | 9.2  |           | 10.9 |          | 15.2 | ns    |
| Logic Module Sequential Timing <sup>2</sup>        |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                   | Flip-Flop (Latch) Data Input Set-Up |          | 4.3  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HD</sub> <sup>3</sup>                       | Flip-Flop (Latch) Data Input Hold   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>SUENA</sub>                                 | Flip-Flop (Latch) Enable Set-Up     | 4.3      |      | 5.0      |      | 5.6      |      | 6.6       |      | 9.2      |      | ns    |
| t <sub>HENA</sub>                                  | Flip-Flop (Latch) Enable Hold       | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                             |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|-----------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                             |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Propagation Delays                    |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                  | Pad-to-Y HIGH               |          | 1.0      |      | 1.2      |      | 1.3      |      | 1.6       |      | 2.2      |      | ns    |
| t <sub>INYL</sub>                                  | Pad-to-Y LOW                |          | 0.8      |      | 0.9      |      | 1.0      |      | 1.2       |      | 1.7      |      | ns    |
| t <sub>INGH</sub>                                  | G to Y HIGH                 |          | 1.3      |      | 1.4      |      | 1.6      |      | 1.9       |      | 2.7      |      | ns    |
| t <sub>INGL</sub>                                  | G to Y LOW                  |          | 1.3      |      | 1.4      |      | 1.6      |      | 1.9       |      | 2.7      |      | ns    |
| Input Module Predicted Routing Delays <sup>2</sup> |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay        |          | 2.0      |      | 2.2      |      | 2.5      |      | 3.0       |      | 4.2      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay        |          | 2.3      |      | 2.5      |      | 2.9      |      | 3.4       |      | 4.7      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay        |          | 2.5      |      | 2.8      |      | 3.2      |      | 3.7       |      | 5.2      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay        |          | 2.8      |      | 3.1      |      | 3.5      |      | 4.1       |      | 5.7      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay        |          | 3.7      |      | 4.1      |      | 4.7      |      | 5.5       |      | 7.7      |      | ns    |
| Global Clock Network                               |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH           | FO = 32  | 2.4      |      | 2.7      |      | 3.0      |      | 3.6       |      | 5.0      |      | ns    |
|  |                             | FO = 256 | 2.7      |      | 3.0      |      | 3.4      |      | 4.0       |      | 5.5      |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW           | FO = 32  | 3.5      |      | 3.9      |      | 4.4      |      | 5.2       |      | 7.3      |      | ns    |
|  |                             | FO = 256 | 3.9      |      | 4.3      |      | 4.9      |      | 5.7       |      | 8.0      |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH    | FO = 32  | 1.2      |      | 1.4      |      | 1.5      |      | 1.8       |      | 2.5      |      | ns    |
|  |                             | FO = 256 | 1.3      |      | 1.5      |      | 1.7      |      | 2.0       |      | 2.7      |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW     | FO = 32  | 1.2      |      | 1.4      |      | 1.5      |      | 1.8       |      | 2.5      |      | ns    |
|  |                             | FO = 256 | 1.3      |      | 1.5      |      | 1.7      |      | 2.0       |      | 2.7      |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                | FO = 32  | 0.3      |      | 0.3      |      | 0.4      |      | 0.5       |      | 0.6      |      | ns    |
|  |                             | FO = 256 | 0.3      |      | 0.3      |      | 0.4      |      | 0.5       |      | 0.6      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|  |                             | FO = 256 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                                  | Input Latch External Hold   | FO = 32  | 2.3      |      | 2.6      |      | 3.0      |      | 3.5       |      | 4.9      |      | ns    |
|  |                             | FO = 256 | 2.2      |      | 2.4      |      | 3.3      |      | 3.9       |      | 5.5      |      | ns    |
| t <sub>P</sub>                                     | Minimum Period              | FO = 32  | 3.4      |      | 3.7      |      | 4.0      |      | 4.7       |      | 7.8      |      | ns    |
|  |                             | FO = 256 | 3.7      |      | 4.1      |      | 4.5      |      | 5.2       |      | 8.6      |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency           | FO = 32  | 296      |      | 269      |      | 247      |      | 215       |      | 129      |      | MHz   |
|  |                             | FO = 256 | 268      |      | 244      |      | 224      |      | 195       |      | 117      |      | MHz   |

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                             |          | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|-----------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                             |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Propagation Delays                    |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                  | Pad-to-Y HIGH               |          | 1.5      |      | 1.6      |      | 1.8      |      | 2.17      |      | 3.0      |      | ns    |
| t <sub>INYL</sub>                                  | Pad-to-Y LOW                |          | 1.2      |      | 1.3      |      | 1.4      |      | 1.7       |      | 2.4      |      | ns    |
| t <sub>INGH</sub>                                  | G to Y HIGH                 |          | 1.8      |      | 2.0      |      | 2.3      |      | 2.7       |      | 3.7      |      | ns    |
| t <sub>INGL</sub>                                  | G to Y LOW                  |          | 1.8      |      | 2.0      |      | 2.3      |      | 2.7       |      | 3.7      |      | ns    |
| Input Module Predicted Routing Delays <sup>2</sup> |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay        |          | 2.8      |      | 3.2      |      | 3.6      |      | 4.2       |      | 5.9      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay        |          | 3.2      |      | 3.5      |      | 4.0      |      | 4.7       |      | 6.6      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay        |          | 3.5      |      | 3.9      |      | 4.4      |      | 5.2       |      | 7.3      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay        |          | 3.9      |      | 4.3      |      | 4.9      |      | 5.7       |      | 8.0      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay        |          | 5.2      |      | 5.8      |      | 6.6      |      | 7.7       |      | 10.8     |      | ns    |
| Global Clock Network                               |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH           | FO = 32  | 4.1      |      | 4.5      |      | 5.1      |      | 6.0       |      | 8.4      |      | ns    |
|  |                             | FO = 256 | 4.5      |      | 5.0      |      | 5.6      |      | 6.7       |      | 9.3      |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW           | FO = 32  | 5.0      |      | 5.5      |      | 6.2      |      | 7.3       |      | 10.2     |      | ns    |
|  |                             | FO = 256 | 5.4      |      | 6.0      |      | 6.8      |      | 8.0       |      | 11.2     |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH    | FO = 32  | 1.7      |      | 1.9      |      | 2.1      |      | 2.5       |      | 3.5      |      | ns    |
|  |                             | FO = 256 | 1.9      |      | 2.1      |      | 2.3      |      | 2.7       |      | 3.8      |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW     | FO = 32  | 1.7      |      | 1.9      |      | 2.1      |      | 2.5       |      | 3.5      |      | ns    |
|  |                             | FO = 256 | 1.9      |      | 2.1      |      | 2.3      |      | 2.7       |      | 3.8      |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                | FO = 32  | 0.4      |      | 0.5      |      | 0.5      |      | 0.6       |      | 0.9      |      | ns    |
|  |                             | FO = 256 | 0.4      |      | 0.5      |      | 0.5      |      | 0.6       |      | 0.9      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|  |                             | FO = 256 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                                  | Input Latch External Hold   | FO = 32  | 3.3      |      | 3.7      |      | 4.2      |      | 4.9       |      | 6.9      |      | ns    |
|  |                             | FO = 256 | 3.7      |      | 4.1      |      | 4.6      |      | 5.5       |      | 7.6      |      | ns    |
| t <sub>p</sub>                                     | Minimum Period              | FO = 32  | 5.6      |      | 6.2      |      | 6.7      |      | 7.8       |      | 12.9     |      | ns    |
|  |                             | FO = 256 | 6.1      |      | 6.8      |      | 7.4      |      | 8.5       |      | 14.2     |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency           | FO = 32  | 177      |      | 161      |      | 148      |      | 129       |      | 77       |      | MHz   |
|  |                             | FO = 256 | 161      |      | 146      |      | 135      |      | 117       |      | 70       |      | MHz   |

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description               |  | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---------------------------------------|--|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                       |  | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| TTL Output Module Timing <sup>4</sup> |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad HIGH   | 2.5      |      | 2.8      |      | 3.2      |      | 3.7       |      | 5.2      |      | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad LOW  | 3.0      |      | 3.3      |      | 3.7      |      | 4.4       |      | 6.1      |      | ns    |
| t <sub>ENZH</sub>                     | Enable Pad Z to HIGH                                     | 2.7      |      | 3.0      |      | 3.4      |      | 4.0       |      | 5.6      |      | ns    |
| t <sub>ENZL</sub>                     | Enable Pad Z to LOW                                      | 3.0      |      | 3.3      |      | 3.8      |      | 4.4       |      | 6.2      |      | ns    |
| t <sub>ENHZ</sub>                     | Enable Pad HIGH to Z                                     | 5.4      |      | 6.0      |      | 6.8      |      | 8.0       |      | 11.2     |      | ns    |
| t <sub>ENLZ</sub>                     | Enable Pad LOW to Z                                      | 5.0      |      | 5.6      |      | 6.3      |      | 7.4       |      | 10.4     |      | ns    |
| t <sub>GLH</sub>                      | G-to-Pad HIGH  | 2.9      |      | 3.2      |      | 3.6      |      | 4.3       |      | 6.0      |      | ns    |
| t <sub>GHL</sub>                      | G-to-Pad LOW   | 2.9      |      | 3.2      |      | 3.6      |      | 4.3       |      | 6.0      |      | ns    |
| t <sub>LCO</sub>                      | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading | 5.7      |      | 6.3      |      | 7.1      |      | 8.4       |      | 11.9     |      | ns    |
| t <sub>ACO</sub>                      | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     | 8.0      |      | 8.9      |      | 10.1     |      | 11.9      |      | 16.7     |      | ns    |
| d <sub>TLH</sub>                      | Capacitive Loading, LOW to HIGH                          | 0.03     |      | 0.03     |      | 0.03     |      | 0.04      |      | 0.06     |      | ns/pF |
| d <sub>THL</sub>                      | Capacitive Loading, HIGH to LOW                          | 0.04     |      | 0.04     |      | 0.04     |      | 0.05      |      | 0.07     |      | ns/pF |

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |  | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|--|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |  | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>5</sup> |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH   |          | 3.2  |          | 3.6  |          | 4.0  |           | 4.7  |          | 6.6  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW  |          | 2.5  |          | 2.7  |          | 3.1  |           | 3.6  |          | 5.1  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                                     |          | 2.7  |          | 3.0  |          | 3.4  |           | 4.0  |          | 5.6  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                                      |          | 3.0  |          | 3.3  |          | 3.8  |           | 4.4  |          | 6.2  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                                     |          | 5.4  |          | 6.0  |          | 6.8  |           | 8.0  |          | 11.2 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                                      |          | 5.0  |          | 5.6  |          | 6.3  |           | 7.4  |          | 10.4 | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH  |          | 5.1  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW   |          | 5.1  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading |          | 5.7  |          | 6.3  |          | 7.1  |           | 8.4  |          | 11.9 | ns    |
| t <sub>ACO</sub>                       | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     |          | 8.0  |          | 8.9  |          | 10.1 |           | 11.9 |          | 16.7 | ns    |
| d <sub>TLH</sub>                       | Capacitive Loading, LOW to HIGH                          |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. *Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.*
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays <sup>1</sup>       |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                |          | 1.9  |          | 2.1  |          | 2.4  |           | 2.8  |          | 4.0  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q        |          | 2.0  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                 |          | 1.9  |          | 2.1  |          | 2.4  |           | 2.8  |          | 4.0  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q |          | 2.2  |          | 2.4  |          | 2.8  |           | 3.3  |          | 4.6  | ns    |
| Logic Module Predicted Routing Delays <sup>2</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay         |          | 1.1  |          | 1.2  |          | 1.4  |           | 1.6  |          | 2.3  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay         |          | 1.5  |          | 1.6  |          | 1.8  |           | 2.1  |          | 3.0  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay         |          | 1.8  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.8  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay         |          | 2.2  |          | 2.4  |          | 2.7  |           | 3.2  |          | 4.5  | ns    |
| t <sub>RD8</sub>                                   | FO = 8 Routing Delay         |          | 3.6  |          | 4.0  |          | 4.5  |           | 5.3  |          | 7.5  | ns    |

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                      |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|--------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                                      |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Predicted Routing Delays <sup>2</sup> |                                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay                 |          | 1.8      |      | 2.0      |      | 2.3      |      | 2.7       |      | 3.8      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay                 |          | 2.1      |      | 2.3      |      | 2.6      |      | 3.1       |      | 4.3      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay                 |          | 2.3      |      | 2.5      |      | 2.9      |      | 3.4       |      | 4.8      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay                 |          | 2.5      |      | 2.8      |      | 3.2      |      | 3.7       |      | 5.2      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay                 |          | 3.4      |      | 3.8      |      | 4.3      |      | 5.1       |      | 7.1      |      | ns    |
| Global Clock Network                               |                                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH                    | FO = 32  | 2.6      |      | 2.9      |      | 3.3      |      | 3.9       |      | 5.4      |      | ns    |
|  |                                      | FO = 486 | 2.9      |      | 3.2      |      | 3.6      |      | 4.3       |      | 5.9      |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW                    | FO = 32  | 3.7      |      | 4.1      |      | 4.6      |      | 5.4       |      | 7.6      |      | ns    |
|  |                                      | FO = 486 | 4.3      |      | 4.7      |      | 5.4      |      | 6.3       |      | 8.8      |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH             | FO = 32  | 2.2      | 2.4  | 2.7      |      | 3.2      |      | 4.5       |      |          |      | ns    |
|  |                                      | FO = 486 | 2.4      | 2.6  | 3.0      |      | 3.5      |      | 4.9       |      |          |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW              | FO = 32  | 2.2      | 2.4  | 2.7      |      | 3.2      |      | 4.5       |      |          |      | ns    |
|  |                                      | FO = 486 | 2.4      | 2.6  | 3.0      |      | 3.5      |      | 4.9       |      |          |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                         | FO = 32  | 0.5      |      | 0.6      |      | 0.7      |      | 0.8       |      | 1.1      |      | ns    |
|  |                                      | FO = 486 | 0.5      |      | 0.6      |      | 0.7      |      | 0.8       |      | 1.1      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up          | FO = 32  | 0.0      | 0.0  | 0.0      |      | 0.0      |      | 0.0       |      |          |      | ns    |
|  |                                      | FO = 486 | 0.0      | 0.0  | 0.0      |      | 0.0      |      | 0.0       |      |          |      | ns    |
| t <sub>HEXT</sub>                                  | Input Latch External Hold            | FO = 32  | 2.8      | 3.1  | 3.5      |      | 4.1      |      | 5.7       |      |          |      | ns    |
|  |                                      | FO = 486 | 3.3      | 3.7  | 4.2      |      | 4.9      |      | 6.9       |      |          |      | ns    |
| t <sub>P</sub>                                     | Minimum Period (1/f <sub>MAX</sub> ) | FO = 32  | 4.7      | 5.2  | 5.7      |      | 6.5      |      | 10.9      |      |          |      | ns    |
|  |                                      | FO = 486 | 5.1      | 5.7  | 6.2      |      | 7.1      |      | 11.9      |      |          |      | ns    |

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |  | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|--|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |  | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>5</sup> |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                             |          | 3.1  |          | 3.5  |          | 3.9  |           | 4.6  |          | 6.4  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                              |          | 2.4  |          | 2.6  |          | 3.0  |           | 3.5  |          | 4.9  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                         |          | 2.5  |          | 2.8  |          | 3.2  |           | 3.8  |          | 5.3  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                          |          | 2.8  |          | 3.1  |          | 3.5  |           | 4.2  |          | 5.8  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                         |          | 5.2  |          | 5.7  |          | 6.5  |           | 7.6  |          | 10.7 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                          |          | 4.8  |          | 5.3  |          | 6.0  |           | 7.1  |          | 9.9  | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.2  |          | 10.1 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                 |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.2  |          | 10.1 | ns    |
| t <sub>LSU</sub>                       | I/O Latch Set-Up                             | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>LH</sub>                        | I/O Latch Hold                               | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O   |          | 5.5  |          | 6.1  |          | 6.9  |           | 8.1  |          | 11.3 | ns    |
| t <sub>ACO</sub>                       | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |          | 10.6 |          | 11.8 |          | 13.4 |           | 15.7 |          | 22.0 | ns    |
| d <sub>TLH</sub>                       | Capacitive Loading, LOW to HIGH              |          | 0.04 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                       | Capacitive Loading, HIGH to LOW              |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Combinatorial Functions <sup>1</sup>  |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD</sub>                                    | Internal Array Module Delay  |          | 2.0  |          | 1.8  |          | 2.1  |           | 2.5  |          | 3.4  | ns    |
| t <sub>PDD</sub>                                   | Internal Decode Module Delay |          | 1.1  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| Logic Module Predicted Routing Delays <sup>2</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay         |          | 1.7  |          | 1.3  |          | 1.4  |           | 1.7  |          | 2.3  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay         |          | 2.0  |          | 1.6  |          | 1.8  |           | 2.1  |          | 3.0  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay         |          | 1.1  |          | 2.0  |          | 2.2  |           | 2.6  |          | 3.7  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay         |          | 1.5  |          | 2.3  |          | 2.6  |           | 3.1  |          | 4.3  | ns    |
| t <sub>RD5</sub>                                   | FO = 8 Routing Delay         |          | 1.8  |          | 3.7  |          | 4.2  |           | 5.0  |          | 7.0  | ns    |

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                 |                                     | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---|-------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|   |                                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Synchronous SRAM Operations (continued) |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>ADH</sub>                        | Address/Data Hold Time              | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>RENSU</sub>                      | Read Enable Set-Up                  | 0.9      |      | 1.0      |      | 1.1      |      | 1.3       |      | 1.8      |      | ns    |
| t <sub>RENH</sub>                       | Read Enable Hold                    | 4.8      |      | 5.3      |      | 6.0      |      | 7.0       |      | 9.8      |      | ns    |
| t <sub>WENSU</sub>                      | Write Enable Set-Up                 | 3.8      |      | 4.2      |      | 4.8      |      | 5.6       |      | 7.8      |      | ns    |
| t <sub>WENH</sub>                       | Write Enable Hold                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>BENS</sub>                       | Block Enable Set-Up                 | 3.9      |      | 4.3      |      | 4.9      |      | 5.7       |      | 8.0      |      | ns    |
| t <sub>BENH</sub>                       | Block Enable Hold                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| Asynchronous SRAM Operations            |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RPD</sub>                        | Asynchronous Access Time            |          | 11.3 |          | 12.6 |          | 14.3 |           | 16.8 |          | 23.5 | ns    |
| t <sub>RDADV</sub>                      | Read Address Valid                  | 12.3     |      | 13.7     |      | 15.5     |      | 18.2      |      | 25.5     |      | ns    |
| t <sub>ADSU</sub>                       | Address/Data Set-Up Time            | 2.3      |      | 2.5      |      | 2.8      |      | 3.4       |      | 4.8      |      | ns    |
| t <sub>ADH</sub>                        | Address/Data Hold Time              | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>RENSUA</sub>                     | Read Enable Set-Up to Address Valid | 0.9      |      | 1.0      |      | 1.1      |      | 1.3       |      | 1.8      |      | ns    |
| t <sub>RENHA</sub>                      | Read Enable Hold                    | 4.8      |      | 5.3      |      | 6.0      |      | 7.0       |      | 9.8      |      | ns    |
| t <sub>WENSU</sub>                      | Write Enable Set-Up                 | 3.8      |      | 4.2      |      | 4.8      |      | 5.6       |      | 7.8      |      | ns    |
| t <sub>WENH</sub>                       | Write Enable Hold                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>DOH</sub>                        | Data Out Hold Time                  |          | 1.8  |          | 2.0  |          | 2.1  |           | 2.5  |          | 3.5  | ns    |
| Input Module Propagation Delays         |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>                       | Input Data Pad-to-Y                 |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 3.0  | ns    |
| t <sub>INGO</sub>                       | Input Latch Gate-to-Output          |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>INH</sub>                        | Input Latch Hold                    | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                       | Input Latch Set-Up                  | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>ILA</sub>                        | Latch Active Pulse Width            | 6.5      |      | 7.3      |      | 8.2      |      | 9.7       |      | 13.5     |      | ns    |

Figure 44 • PQ208




Table 53 • PQ208

| PQ208      |                  |                  |                  |
|------------|------------------|------------------|------------------|
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 1          | GND              | GND              | GND              |
| 2          | NC               | VCCA             | VCCA             |
| 3          | MODE             | MODE             | MODE             |
| 4          | I/O              | I/O              | I/O              |
| 5          | I/O              | I/O              | I/O              |
| 6          | I/O              | I/O              | I/O              |
| 7          | I/O              | I/O              | I/O              |
| 8          | I/O              | I/O              | I/O              |
| 9          | NC               | I/O              | I/O              |
| 10         | NC               | I/O              | I/O              |
| 11         | NC               | I/O              | I/O              |
| 12         | I/O              | I/O              | I/O              |
| 13         | I/O              | I/O              | I/O              |
| 14         | I/O              | I/O              | I/O              |
| 15         | I/O              | I/O              | I/O              |
| 16         | NC               | I/O              | I/O              |
| 17         | VCCA             | VCCA             | VCCA             |
| 18         | I/O              | I/O              | I/O              |
| 19         | I/O              | I/O              | I/O              |
| 20         | I/O              | I/O              | I/O              |

**Table 56 • VQ100**

| <b>VQ100</b>      |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A42MX09<br/>Function</b> | <b>A42MX16<br/>Function</b> |
| 57                | I/O                         | I/O                         |
| 58                | I/O                         | I/O                         |
| 59                | I/O                         | I/O                         |
| 60                | I/O                         | I/O                         |
| 61                | I/O                         | I/O                         |
| 62                | LP                          | LP                          |
| 63                | VCCA                        | VCCA                        |
| 64                | VCCI                        | VCCI                        |
| 65                | VCCA                        | VCCA                        |
| 66                | I/O                         | I/O                         |
| 67                | I/O                         | I/O                         |
| 68                | I/O                         | I/O                         |
| 69                | I/O                         | I/O                         |
| 70                | GND                         | GND                         |
| 71                | I/O                         | I/O                         |
| 72                | I/O                         | I/O                         |
| 73                | I/O                         | I/O                         |
| 74                | I/O                         | I/O                         |
| 75                | I/O                         | I/O                         |
| 76                | I/O                         | I/O                         |
| 77                | SDI, I/O                    | SDI, I/O                    |
| 78                | I/O                         | I/O                         |
| 79                | I/O                         | I/O                         |
| 80                | I/O                         | I/O                         |
| 81                | I/O                         | I/O                         |
| 82                | GND                         | GND                         |
| 83                | I/O                         | I/O                         |
| 84                | I/O                         | I/O                         |
| 85                | PRA, I/O                    | PRA, I/O                    |
| 86                | I/O                         | I/O                         |
| 87                | CLKA, I/O                   | CLKA, I/O                   |
| 88                | VCCA                        | VCCA                        |
| 89                | I/O                         | I/O                         |
| 90                | CLKB, I/O                   | CLKB, I/O                   |
| 91                | I/O                         | I/O                         |
| 92                | PRB, I/O                    | PRB, I/O                    |

**Table 58 • CQ208**


| <b>CQ208</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 148               | I/O                     |
| 149               | I/O                     |
| 150               | GND                     |
| 151               | I/O                     |
| 152               | I/O                     |
| 153               | I/O                     |
| 154               | I/O                     |
| 155               | I/O                     |
| 156               | I/O                     |
| 157               | GND                     |
| 158               | I/O                     |
| 159               | SDI, I/O                |
| 160               | I/O                     |
| 161               | WD, I/O                 |
| 162               | WD, I/O                 |
| 163               | I/O                     |
| 164               | VCCI                    |
| 165               | I/O                     |
| 166               | I/O                     |
| 167               | I/O                     |
| 168               | WD, I/O                 |
| 169               | WD, I/O                 |
| 170               | I/O                     |
| 171               | QCLKD, I/O              |
| 172               | I/O                     |
| 173               | I/O                     |
| 174               | I/O                     |
| 175               | I/O                     |
| 176               | WD, I/O                 |
| 177               | WD, I/O                 |
| 178               | PRA, I/O                |
| 179               | I/O                     |
| 180               | CLKA, I/O               |
| 181               | I/O                     |
| 182               | VCCI                    |
| 183               | VCCA                    |
| 184               | GND                     |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| A6                | I/O                     |
| A7                | WD, I/O                 |
| A8                | WD, I/O                 |
| A9                | I/O                     |
| A10               | I/O                     |
| A11               | CLKA                    |
| A12               | I/O                     |
| A13               | I/O                     |
| A14               | I/O                     |
| A15               | I/O                     |
| A16               | WD, I/O                 |
| A17               | I/O                     |
| A18               | I/O                     |
| A19               | GND                     |
| A20               | GND                     |
| B1                | GND                     |
| B2                | GND                     |
| B3                | DCLK, I/O               |
| B4                | I/O                     |
| B5                | I/O                     |
| B6                | I/O                     |
| B7                | WD, I/O                 |
| B8                | I/O                     |
| B9                | PRB, I/O                |
| B10               | I/O                     |
| B11               | I/O                     |
| B12               | WD, I/O                 |
| B13               | I/O                     |
| B14               | I/O                     |
| B15               | WD, I/O                 |
| B16               | I/O                     |
| B17               | WD, I/O                 |
| B18               | I/O                     |
| B19               | GND                     |
| B20               | GND                     |
| C1                | I/O                     |
| C2                | MODE                    |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| Y13               | I/O                     |
| Y14               | I/O                     |
| Y15               | I/O                     |
| Y16               | I/O                     |
| Y17               | I/O                     |
| Y18               | WD, I/O                 |
| Y19               | GND                     |
| Y20               | GND                     |

**Figure 52 • PG132****Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| –                 | PMPOUT                  |
| B2                | I/O                     |
| A1                | MODE                    |
| B1                | I/O                     |
| D3                | I/O                     |
| C2                | I/O                     |
| C1                | I/O                     |
| D2                | I/O                     |
| D1                | I/O                     |
| E2                | I/O                     |
| E1                | I/O                     |
| F3                | I/O                     |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| F2                | I/O                     |
| F1                | I/O                     |
| G1                | I/O                     |
| G4                | VSV                     |
| H1                | I/O                     |
| H2                | I/O                     |
| H3                | I/O                     |
| H4                | I/O                     |
| J1                | I/O                     |
| K1                | I/O                     |
| L1                | I/O                     |
| K2                | I/O                     |
| M1                | I/O                     |
| K3                | I/O                     |
| L2                | I/O                     |
| N1                | I/O                     |
| L3                | BININ                   |
| M2                | BINOUT                  |
| N2                | I/O                     |
| M3                | I/O                     |
| L4                | I/O                     |
| N3                | I/O                     |
| M4                | I/O                     |
| N4                | I/O                     |
| M5                | I/O                     |
| K6                | I/O                     |
| N5                | I/O                     |
| N6                | I/O                     |
| L6                | I/O                     |
| M6                | I/O                     |
| M7                | I/O                     |
| N7                | I/O                     |
| N8                | I/O                     |
| M8                | I/O                     |
| L8                | I/O                     |
| K8                | I/O                     |
| N9                | I/O                     |