



Welcome to [E-XFL.COM](#)

### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	83
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-fpqg100">https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-fpqg100</a>

# Figures

---

Figure 1	Ordering Information . . . . .	3
Figure 2	42MX C-Module Implementation . . . . .	7
Figure 3	42MX C-Module Implementation . . . . .	7
Figure 4	42MX S-Module Implementation . . . . .	8
Figure 5	A42MX24 and A42MX36 D-Module Implementation . . . . .	9
Figure 6	A42MX36 Dual-Port SRAM Block . . . . .	9
Figure 7	MX Routing Structure . . . . .	10
Figure 8	Clock Networks of 42MX Devices . . . . .	11
Figure 9	Quadrant Clock Network of A42MX36 Devices . . . . .	11
Figure 10	42MX I/O Module . . . . .	12
Figure 11	PCI Output Structure of A42MX24 and A42MX36 Devices . . . . .	12
Figure 12	Silicon Explorer II Setup with 40MX . . . . .	16
Figure 13	Silicon Explorer II Setup with 42MX . . . . .	17
Figure 14	42MX IEEE 1149.1 Boundary Scan Circuitry . . . . .	18
Figure 15	Device Selection Wizard . . . . .	19
Figure 16	Typical Output Drive Characteristics (Based Upon Measured Data) . . . . .	28
Figure 17	40MX Timing Model* . . . . .	30
Figure 18	42MX Timing Model . . . . .	30
Figure 19	42MX Timing Model (Logic Functions Using Quadrant Clocks) . . . . .	31
Figure 20	42MX Timing Model (SRAM Functions) . . . . .	32
Figure 21	Output Buffer Delays . . . . .	32
Figure 22	AC Test Loads . . . . .	33
Figure 23	Input Buffer Delays . . . . .	33
Figure 24	Module Delays . . . . .	33
Figure 25	Flip-Flops and Latches . . . . .	34
Figure 26	Input Buffer Latches . . . . .	34
Figure 27	Output Buffer Latches . . . . .	35
Figure 28	Decode Module Timing . . . . .	35
Figure 29	SRAM Timing Characteristics . . . . .	35
Figure 30	42MX SRAM Write Operation . . . . .	36
Figure 31	42MX SRAM Synchronous Read Operation . . . . .	36
Figure 32	42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled) . . . . .	36
Figure 33	42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled) . . . . .	37
Figure 34	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$ , $VCCA = 5.0\text{ V}$ ) . . . . .	38
Figure 35	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$ , $VCC = 5.0\text{ V}$ ) . . . . .	39
Figure 36	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$ , $VCCA = 3.3\text{ V}$ ) . . . . .	39
Figure 37	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$ , $VCC = 3.3\text{ V}$ ) . . . . .	40
Figure 38	PL44 . . . . .	86
Figure 39	PL68 . . . . .	88
Figure 40	PL84 . . . . .	90
Figure 41	PQ100 . . . . .	93
Figure 42	PQ144 . . . . .	97
Figure 43	PQ160 . . . . .	102
Figure 44	PQ208 . . . . .	107
Figure 45	PQ240 . . . . .	113
Figure 46	VQ80 . . . . .	120
Figure 47	VQ100 . . . . .	123
Figure 48	TQ176 . . . . .	126
Figure 49	CQ208 . . . . .	131
Figure 50	CQ256 . . . . .	138

**Table 1 • Product profile**

<b>Device</b>	<b>A40MX02</b>	<b>A40MX04</b>	<b>A42MX09</b>	<b>A42MX16</b>	<b>A42MX24</b>	<b>A42MX36</b>
<b>Maximum Flip-Flops</b>	147	273	516	928	1,410	1,822
<b>Clocks</b>	1	1	2	2	2	6
<b>User I/O (maximum)</b>	57	69	104	140	176	202
<b>PCI</b>	–	–	–	–	Yes	Yes
<b>Boundary Scan Test (BST)</b>	–	–	–	–	Yes	Yes
Packages (by pin count)						
PLCC	44, 68	44, 68, 84	84	84	84	–
PQFP	100	100	100, 144, 160	100, 160, 208	160, 208	208, 240
VQFP	80	80	100	100	–	–
TQFP	–	–	176	176	176	–
CQFP	–	–	–	172	–	208, 256
PBGA	–	–	–	–	–	272
CPGA	–	–	132	–	–	–

## 3 40MX and 42MX FPGAs

---

### 3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45 $\mu$ m triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.


### 3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.


#### 3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

**Figure 2 • 42MX C-Module Implementation**

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

**Figure 3 • 42MX C-Module Implementation**

- VCCA = Power supply in volts (V)
- F = Switching frequency in megahertz (MHz)

### 3.4.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICCactive at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

### 3.4.5 C<sub>EQ</sub> Values for Microsemi MX FPGAs

Modules (C<sub>EQM</sub>)3.5

Input Buffers (C<sub>EQI</sub>)6.9

Output Buffers (C<sub>EQO</sub>)18.2

Routed Array Clock Buffer Loads (C<sub>EQCR</sub>)1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\text{Power} = \text{VCCA}^2 * [(m * C_{EQM} * f_m)_{\text{modules}} + (n * C_{EQI} * f_n)_{\text{inputs}} + (p * (C_{EQO} + C_L) * f_p)_{\text{outputs}} + \\ 0.5 * (q_1 * C_{EQCR} * f_{q1})_{\text{routed\_Clk1}} + (r_1 * f_{q1})_{\text{routed\_Clk1}} + \\ 0.5 * (q_2 * C_{EQCR} * f_{q2})_{\text{routed\_Clk2}} + (r_2 * f_{q2})_{\text{routed\_Clk2}}(2)]$$

**EQ 3**

where:

m = Number of logic modules switching at frequency f<sub>m</sub>

n = Number of input buffers switching at frequency f<sub>n</sub>

p = Number of output buffers switching at frequency f<sub>p</sub>

q<sub>1</sub> = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

C<sub>EQM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EQO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF


C<sub>L</sub> = Output load capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz


f<sub>p</sub> = Average output buffer switching rate in MHz

f<sub>q1</sub> = Average first routed array clock rate in MHz

**Figure 27 • Output Buffer Latches**


### 3.10.4 Decode Module Timing

The following figure shows decode module timing.

**Figure 28 • Decode Module Timing**


### 3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.


**Figure 29 • SRAM Timing Characteristics**

### 3.10.6 Dual-Port SRAM Timing Waveforms


The following figures show dual-port SRAM timing waveforms.

**Figure 30 • 42MX SRAM Write Operation**

**Note:** Identical timing for falling edge clock

**Figure 31 • 42MX SRAM Synchronous Read Operation**

**Note:** Identical timing for falling edge clock

**Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)**

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>TTL Output Module Timing<sup>4</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH	3.3	3.8	4.3	5.1	7.2	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	4.0	4.6	5.2	6.1	8.6	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	3.7	4.3	4.9	5.8	8.0	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	4.7	5.4	6.1	7.2	10.1	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	7.9	9.1	10.4	12.2	17.1	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.9	6.8	7.7	9.0	12.6	ns				
d <sub>TLH</sub>	Delta LOW to HIGH	0.02	0.02	0.03	0.03	0.04	ns/pF				
d <sub>THL</sub>	Delta HIGH to LOW	0.03	0.03	0.03	0.04	0.06	ns/pF				
<b>CMOS Output Module Timing<sup>4</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH	3.9	4.5	5.1	6.05	8.5	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	3.4	3.9	4.4	5.2	7.3	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	3.4	3.9	4.4	5.2	7.3	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	4.9	5.6	6.4	7.5	10.5	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	7.9	9.1	10.4	12.2	17.0	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.9	6.8	7.7	9.0	12.6	ns				
d <sub>TLH</sub>	Delta LOW to HIGH	0.03	0.04	0.04	0.05	0.07	ns/pF				
d <sub>THL</sub>	Delta HIGH to LOW	0.02	0.02	0.03	0.03	0.04	ns/pF				

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35pF loading

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation)**  
**(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Logic Module Propagation Delays</b>											
t <sub>PD1</sub>	Single Module	1.7	2.0	2.3	2.7	3.7	ns				
t <sub>PD2</sub>	Dual-Module Macros	3.7	4.3	4.9	5.7	8.0	ns				
t <sub>CO</sub>	Sequential Clock-to-Q	1.7	2.0	2.3	2.7	3.7	ns				
t <sub>GO</sub>	Latch G-to-Q	1.7	2.0	2.3	2.7	3.7	ns				
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	1.7	2.0	2.3	2.7	3.7	ns				
<b>Logic Module Predicted Routing Delays<sup>1</sup></b>											

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, V<sub>CC</sub> = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Input Module Predicted Routing Delays<sup>1</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.9		3.3		3.8		4.5		6.3 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		4.4		5.0		5.7		6.7		9.4 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		5.1		5.9		6.7		7.8		11.0 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		8.0		9.3		10.5		12.4		17.2 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 16	6.4		7.4		8.4		9.9		13.8 ns
		FO = 128	6.4		7.4		8.4		9.9		13.8
t <sub>CKL</sub>	Input HIGH to LOW	FO = 16	6.8		7.8		8.9		10.4		14.6 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t <sub>CKSW</sub>	Maximum Skew	FO = 16	0.6		0.6		0.7		0.8		1.2 ns
		FO = 128	0.8		0.9		1.0		1.2		1.6
t <sub>P</sub>	Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
f <sub>MAX</sub>	Maximum Frequency	FO = 16	113		105		96		83		50 MHz
		FO = 128	109		101		92		80		48
<b>TTL Output Module Timing<sup>4</sup></b>											
t <sub>D LH</sub>	Data-to-Pad HIGH		4.7		5.4		6.1		7.2		10.0 ns
t <sub>D HL</sub>	Data-to-Pad LOW		5.6		6.4		7.3		8.6		12.0 ns
t <sub>EN ZH</sub>	Enable Pad Z to HIGH		5.2		6.0		6.9		8.1		11.3 ns
t <sub>EN LZ</sub>	Enable Pad Z to LOW		6.6		7.6		8.6		10.1		14.1 ns
t <sub>EN HZ</sub>	Enable Pad HIGH to Z		11.1		12.8		14.5		17.1		23.9 ns
t <sub>EN LZ</sub>	Enable Pad LOW to Z		8.2		9.5		10.7		12.6		17.7 ns
d <sub>TLH</sub>	Delta LOW to HIGH		0.03		0.03		0.04		0.04		0.06 ns/pF
d <sub>THL</sub>	Delta HIGH to LOW		0.04		0.04		0.05		0.06		0.08 ns/pF

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Input Module Predicted Routing Delays<sup>2</sup></b>												
t <sub>IRD1</sub>	FO = 1 Routing Delay			2.6		2.9		3.2		3.8		5.3 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			2.9		3.2		3.6		4.3		6.0 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			3.2		3.6		4.0		4.8		6.6 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			3.5		3.9		4.4		5.2		7.3 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			4.8		5.3		6.1		7.1		10.0 ns
<b>Global Clock Network</b>												
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32		4.4		4.8		5.5		6.5		9.1 ns
		FO = 486		4.8		5.3		6.0		7.1		10.0 ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32		5.1		5.7		6.4		7.6		10.6 ns
		FO = 486		6.0		6.6		7.5		8.8		12.4 ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	3.0		3.3		3.8		4.5		6.3	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	3.0		3.4		3.8		4.5		6.3	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.8		0.8		1.0		1.1		1.6 ns
		FO = 486		0.8		0.8		1.0		1.1		1.6 ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		0.0	ns
		FO = 486	0.0		0.0		0.0		0.0		0.0	ns
<b>TTL Output Module Timing<sup>5</sup></b>												
t <sub>DLH</sub>	Data-to-Pad HIGH			3.4		3.8		4.3		5.0		7.1 ns
t <sub>DHL</sub>	Data-to-Pad LOW			4.0		4.4		5.0		5.9		8.3 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW			3.9		4.4		5.0		5.8		8.2 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z			7.2		8.0		9.1		10.7		14.9 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9 ns
t <sub>GLH</sub>	G-to-Pad HIGH			4.8		5.3		6.0		7.2		10.0 ns
t <sub>GHL</sub>	G-to-Pad LOW			4.8		5.3		6.0		7.2		10.0 ns
t <sub>LSU</sub>	I/O Latch Output Set-Up			0.7		0.7		0.8		1.0		1.4 ns

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
<b>TTL Output Module Timing<sup>5</sup> (continued)</b>											
t <sub>LH</sub>	I/O Latch Output Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.7	8.5	9.6		11.3		15.9	ns	
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		14.8	16.5	18.7		22.0		30.8	ns	
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.05	0.05	0.06	0.07		0.10	ns/pF			
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.04	0.04	0.05	0.06		0.08	ns/pF			
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH	4.8	5.3	5.5	6.4		9.0	ns			
t <sub>DHL</sub>	Data-to-Pad LOW	3.5	3.9	4.1	4.9		6.8	ns			
t <sub>ENZH</sub>	Enable Pad Z to HIGH	3.6	4.0	4.5	5.3		7.4	ns			
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.4	4.0	5.0	5.8		8.2	ns			
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	7.2	8.0	9.0	10.7		14.9	ns			
t <sub>ENLZ</sub>	Enable Pad LOW to Z	6.7	7.5	8.5	9.9		13.9	ns			
t <sub>GLH</sub>	G-to-Pad HIGH	6.8	7.6	8.6	10.1		14.2	ns			
t <sub>GHL</sub>	G-to-Pad LOW	6.8	7.6	8.6	10.1		14.2	ns			
t <sub>LSU</sub>	I/O Latch Set-Up	0.7	0.7	0.8	1.0		1.4	ns			
t <sub>LH</sub>	I/O Latch Hold	0.0	0.0	0.0	0.0		0.0	ns			
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.7	8.5	9.6		11.3		15.9	ns	
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		14.8	16.5	18.7		22.0		30.8	ns	
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.05	0.05	0.06	0.07		0.10	ns/pF			
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.04	0.04	0.05	0.06		0.08	ns/pF			
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 486	3.9 4.6	4.3 5.2	4.9 5.8		5.7 6.9	8.1 9.6	ns ns		
t <sub>P</sub>	Minimum Period (1/f <sub>MAX</sub> )	FO = 32 FO = 486	7.8 8.6	8.7 9.5	9.5 10.4		10.8 11.9	18.2 19.9	ns ns		

- For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUP</sub>, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

**Table 49 • PL84**

<b>PL84</b>	<b>Pin Number</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
47	I/O	I/O	I/O	I/O	WD, I/O
48	I/O	I/O	I/O	I/O	I/O
49	I/O	GND	GND	GND	GND
50	I/O	I/O	I/O	I/O	WD, I/O
51	I/O	I/O	I/O	I/O	WD, I/O
52	I/O	SDO, I/O	SDO, I/O	SDO, TDO, I/O	
53	I/O	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O	I/O
60	GND	I/O	I/O	I/O	I/O
61	GND	I/O	I/O	I/O	I/O
62	I/O	I/O	I/O	I/O	TCK, I/O
63	I/O	LP	LP	LP	LP
64	CLK, I/O	VCCA	VCCA	VCCA	VCCA
65	I/O	VCCI	VCCI	VCCI	VCCI
66	MODE	I/O	I/O	I/O	I/O
67	VCC	I/O	I/O	I/O	I/O
68	VCC	I/O	I/O	I/O	I/O
69	I/O	I/O	I/O	I/O	I/O
70	I/O	GND	GND	GND	GND
71	I/O	I/O	I/O	I/O	I/O
72	SDI, I/O	I/O	I/O	I/O	I/O
73	DCLK, I/O	I/O	I/O	I/O	I/O
74	PRA, I/O	I/O	I/O	I/O	I/O
75	PRB, I/O	I/O	I/O	I/O	I/O
76	I/O	SDI, I/O	SDI, I/O	SDI, I/O	SDI, I/O
77	I/O	I/O	I/O	I/O	I/O
78	I/O	I/O	I/O	I/O	WD, I/O
79	I/O	I/O	I/O	I/O	WD, I/O
80	I/O	I/O	I/O	I/O	WD, I/O
81	I/O	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O
82	GND	I/O	I/O	I/O	I/O
83	I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O

**Table 51 • PQ144**

<b>PQ144</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
6	I/O
7	I/O
8	I/O
9	GNDQ
10	GNDI
11	NC
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	VSV
19	VCC
20	VCCI
21	NC
22	I/O
23	I/O
24	I/O
25	I/O
26	I/O
27	I/O
28	GND
29	GNDI
30	NC
31	I/O
32	I/O
33	I/O
34	I/O
35	I/O
36	I/O
37	BININ
38	BINOUT
39	I/O
40	I/O
41	I/O
42	I/O

**Table 51 • PQ144**

<b>PQ144</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
117	GNDI
118	NC
119	I/O
120	I/O
121	I/O
122	I/O
123	PROBA
124	I/O
125	CLKA
126	VCC
127	VCCI
128	NC
129	I/O
130	CLKB
131	I/O
132	PROBB
133	I/O
134	I/O
135	I/O
136	GND
137	GNDI
138	NC
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	DCLK

**Table 52 • PQ160**

<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	58	VCCI	VCCI	VCCI
	59	GND	GND	GND
	60	VCCA	VCCA	VCCA
	61	LP	LP	LP
	62	I/O	I/O	TCK, I/O
	63	I/O	I/O	I/O
	64	GND	GND	GND
	65	I/O	I/O	I/O
	66	I/O	I/O	I/O
	67	I/O	I/O	I/O
	68	I/O	I/O	I/O
	69	GND	GND	GND
	70	NC	I/O	I/O
	71	I/O	I/O	I/O
	72	I/O	I/O	I/O
	73	I/O	I/O	I/O
	74	I/O	I/O	I/O
	75	NC	I/O	I/O
	76	I/O	I/O	I/O
	77	NC	I/O	I/O
	78	I/O	I/O	I/O
	79	NC	I/O	I/O
	80	GND	GND	GND
	81	I/O	I/O	I/O
	82	SDO, I/O	SDO, I/O	SDO, TDO, I/O
	83	I/O	I/O	WD, I/O
	84	I/O	I/O	WD, I/O
	85	I/O	I/O	I/O
	86	NC	VCCI	VCCI
	87	I/O	I/O	I/O
	88	I/O	I/O	WD, I/O
	89	GND	GND	GND
	90	NC	I/O	I/O
	91	I/O	I/O	I/O
	92	I/O	I/O	I/O
	93	I/O	I/O	I/O
	94	I/O	I/O	I/O

**Table 55 • VQ80**

<b>VQ80</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
49	I/O	I/O
50	CLK, I/O	CLK, I/O
51	I/O	I/O
52	MODE	MODE
53	VCC	VCC
54	NC	I/O
55	NC	I/O
56	NC	I/O
57	SDI, I/O	SDI, I/O
58	DCLK, I/O	DCLK, I/O
59	PRA, I/O	PRA, I/O
60	NC	NC
61	PRB, I/O	PRB, I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	I/O	I/O
68	GND	GND
69	I/O	I/O
70	I/O	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	VCC	<b>VCC</b>
75	I/O	I/O
76	I/O	I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O

**Table 57 • TQ176**

<b>TQ176</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	10	NC	I/O	I/O
	11	NC	I/O	I/O
	12	I/O	I/O	I/O
	13	NC	VCCA	VCCA
	14	I/O	I/O	I/O
	15	I/O	I/O	I/O
	16	I/O	I/O	I/O
	17	I/O	I/O	I/O
	18	GND	GND	GND
	19	NC	I/O	I/O
	20	NC	I/O	I/O
	21	I/O	I/O	I/O
	22	NC	I/O	I/O
	23	GND	GND	GND
	24	NC	VCCI	VCCI
	25	VCCA	VCCA	VCCA
	26	NC	I/O	I/O
	27	NC	I/O	I/O
	28	VCCI	VCCA	VCCA
	29	NC	I/O	I/O
	30	I/O	I/O	I/O
	31	I/O	I/O	I/O
	32	I/O	I/O	I/O
	33	NC	NC	I/O
	34	I/O	I/O	I/O
	35	I/O	I/O	I/O
	36	I/O	I/O	I/O
	37	NC	I/O	I/O
	38	NC	NC	I/O
	39	I/O	I/O	I/O
	40	I/O	I/O	I/O
	41	I/O	I/O	I/O
	42	I/O	I/O	I/O
	43	I/O	I/O	I/O
	44	I/O	I/O	I/O
	45	GND	GND	GND
	46	I/O	I/O	TMS, I/O

**Table 58 • CQ208**

<b>CQ208</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
148	I/O
149	I/O
150	GND
151	I/O
152	I/O
153	I/O
154	I/O
155	I/O
156	I/O
157	GND
158	I/O
159	SDI, I/O
160	I/O
161	WD, I/O
162	WD, I/O
163	I/O
164	VCCI
165	I/O
166	I/O
167	I/O
168	WD, I/O
169	WD, I/O
170	I/O
171	QCLKD, I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	WD, I/O
177	WD, I/O
178	PRA, I/O
179	I/O
180	CLKA, I/O
181	I/O
182	VCCI
183	VCCA
184	GND

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
207	I/O
208	I/O
209	QCLKC, I/O
210	I/O
211	WD, I/O
212	WD, I/O
213	I/O
214	I/O
215	WD, I/O
216	WD, I/O
217	I/O
218	PRB, I/O
219	I/O
220	CLKB, I/O
221	I/O
222	GND
223	GND
224	VCCA
225	VCCI
226	I/O
227	CLKA, I/O
228	I/O
229	PRA, I/O
230	I/O
231	I/O
232	WD, I/O
233	WD, I/O
234	I/O
235	I/O
236	I/O
237	I/O
238	I/O
239	I/O
240	QCLKD, I/O
241	I/O
242	WD, I/O
243	GND

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
A6	I/O
A7	WD, I/O
A8	WD, I/O
A9	I/O
A10	I/O
A11	CLKA
A12	I/O
A13	I/O
A14	I/O
A15	I/O
A16	WD, I/O
A17	I/O
A18	I/O
A19	GND
A20	GND
B1	GND
B2	GND
B3	DCLK, I/O
B4	I/O
B5	I/O
B6	I/O
B7	WD, I/O
B8	I/O
B9	PRB, I/O
B10	I/O
B11	I/O
B12	WD, I/O
B13	I/O
B14	I/O
B15	WD, I/O
B16	I/O
B17	WD, I/O
B18	I/O
B19	GND
B20	GND
C1	I/O
C2	MODE