



Welcome to <u>E-XFL.COM</u>

# Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

# Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	83
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-pq100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Power Matters."

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document or to any products and services at any time without notice.

#### About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



# **Tables**

Table 1	Product profile
Table 2	Plastic Device Resources
Table 3	Ceramic Device Resources
Table 4	Temperature Grade Offerings
Table 5	Speed Grade Offerings
Table 6	Voltage Support of MX Devices
Table 7	Fixed Capacitance Values for MX FPGAs (pF)
Table 8	Device Configuration Options for Probe Capability
Table 9	Test Access Port Descriptions
Table 10	Supported BST Public Instructions
Table 11	Boundary Scan Pin Configuration and Functionality
Table 12	Absolute Maximum Ratings for 40MX Devices*
Table 13	Absolute Maximum Ratings for 42MX Devices*
Table 14	Recommended Operating Conditions
Table 15	5V TTL Electrical Specifications
Table 16	Absolute Maximum Ratings for 40MX Devices*
Table 17	Absolute Maximum Ratings for 42MX Devices*
Table 18	Recommended Operating Conditions
Table 19	3.3V LVTTL Electrical Specifications
Table 20	Absolute Maximum Ratings*
Table 21	Recommended Operating Conditions
Table 22	
Table 23	Mixed 5.0V/3.3V Electrical Specifications
Table 24	AC Specifications (F. 0)/ PCI Signaling)*
Table 25	DC Specification (2.2.) / DCI Signaling) ····································
Table 26	AC Specifications for (3.3 V PCI Signaling) <sup>*</sup> ····································
Table 27	Package Thermal Characteristics
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_{J} = 25^{\circ}C$ , VCCA = 5.0 V) 38
Table 29	40MX Temperature and Voltage Derating Factors (Normalized to $TJ = 25^{\circ}C$ , $VCC = 5.0 \text{ V}$ ) 38
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to TJ = 25°C, VCCA = 3.3 V) 39
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V) 39
Table 32	Clock Specification for 33 MHz PCI
Table 33	Timing Parameters for 33 MHz PCI
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation)
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	VCC = 4.75 V, T <sub>1</sub> = 70°C)
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	$VCC = 3.0 \text{ V}, \text{ T}_{1} = 70^{\circ}\text{C}$
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 4.75 V, T <sub>1</sub> = 70°C)
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 3.0 V, T <sub>J</sub> = 70°C)
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 4.75 V, T <sub>1</sub> = 70°C)
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	$VCCA = 3.0 \text{ V}, \text{ T}_{J} = 70^{\circ}\text{C})$
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	$VCCA = 4.75 \text{ V}, \text{ T}_{J} = 70^{\circ}\text{C})$
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	$VCCA = 3.0 \text{ V}, \text{ T}_{1} = 70^{\circ}\text{C})$
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions,
	$VCCA = 4.75 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,



- The Transient Current, page 13 is new (SAR 36930).
- Package names were revised according to standards established in *Package Mechanical Drawings* (SAR 34774)

# 1.7 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document

In Table 20, page 23, the limits in VI were changed from -0.5 to VCCI + 0.5 to -0.5 to VCCA + 0.5

In Table 22, page 25, V<sub>OH</sub> was changed from 3.7 to 2.4 for the min in industrial and military. V<sub>IH</sub> had V<sub>CCI</sub> and that was changed to VCCA

# 1.8 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- The Ease of Integration, page 1 was updated
- The Temperature Grade Offerings, page 5 is new
- The Speed Grade Offerings, page 5 is new
- The General Description, page 6 was updated
- The MultiPlex I/O Modules, page 11 was updated
- The User Security, page 12 was updated
- Table 6, page 13 was updated
- The Power Dissipation, page 14 was updated.
- The Static Power Component, page 14 was updated
- The Equivalent Capacitance, page 15 was updated
- Figure 13, page 17 was updated
- Table 10, page 18 was updated.
- Figure 14, page 18 was updated.
- Table 11, page 19 was updated.



# Figure 8 • Clock Networks of 42MX Devices



# Figure 9 • Quadrant Clock Network of A42MX36 Devices



Note: \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

# 3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.



Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

# Figure 14 • 42MX IEEE 1149.1 Boundary Scan Circuitry



# Table 9 • Test Access Port Descriptions

Port	Description
TMS (Test Mode Select)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK).
TCK (Test Clock Input)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz.
TDI (Test Data Input)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock.
TDO (Test Data Output)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress.

#### Table 10 • Supported BST Public Instructions

Instruction	IR Code (IR2.IR0)	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation
HIGH Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. See the IEEE Standard 1149.1 specification.
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. See the IEEE Standard 1149.1 specification for details.
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain.



**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 14 •	<b>Recommended Operating Conditions</b>
------------	---

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCC (40MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCA (42MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI (42MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V

**Note:** \* Ambient temperature (T<sub>A</sub>) is used for commercial and industrial grades; case temperature (T<sub>C</sub>) is used for military grades.

# 3.7.1 5 V TTL Electrical Specifications

The following tables show 5 V TTL electrical specifications.

# Table 15 • 5V TTL Electrical Specifications

		Comr	nercial	Comr	nercial -F	Indus	strial	Milita	iry	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1</sup>	IOH = -10 mA	2.4		2.4						V
	IOH = -4 mA					3.7		3.7		V
VOL <sup>1</sup>	IOL = 10 mA		0.5		0.5					V
	IOL = 6 mA						0.4		0.4	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX) <sup>2</sup>		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL	VIN = 0.5 V		-10		-10		-10		-10	μA
IIH	VIN = 2.7 V		-10		-10		-10		-10	μA
Input Transition Time, T <sub>R</sub> and T <sub>F</sub>			500		500		500		500	ns
C <sub>IO</sub> I/O Capacitance			10		10		10		10	pF
Standby Current, ICC <sup>3</sup>	A40MX02, A40MX04		3		25		10		25	mA
	A42MX09		5		25		25		25	mA
	A42MX16		6		25		25		25	mA
	A42MX24, A42MX36		20		25		25		25	mA
Low power mode Standby Current	42MX devices only		0.5		ICC - 5.0		ICC - 5.0		ICC – 5.0	mA
IIO, I/O source	Can be derived	d from	the IBIS mod	del (http	o://www.mici	osemi	.com/soc/te	chdocs	s/models/ibis	.html)

1. Only one output tested at a time. VCC/VCCI = min

sink current

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V



3. All outputs unloaded. All inputs = VCC/VCCI or GND

# 3.8 3.3 V Operating Conditions

The following table shows 3.3 V operating conditions.

# Table 16 • Absolute Maximum Ratings for 40MX Devices\*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC + 0.5	V
VO	Output Voltage	-0.5 to VCC + 0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to + 150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

### Table 17 • Absolute Maximum Ratings for 42MX Devices\*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

# Table 18 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCC (40MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCA (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCI (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V

**Note:** \*Ambient temperature (T<sub>A</sub>) is used for commercial and industrial grades; case temperature (T<sub>C</sub>) is used for military grades.

All the following tables show various specifications and operating conditions of 40MX and 42MX FPGAs.



#### **3.3 V LVTTL Electrical Specifications** 3.8.1

# Table 19 • 3.3V LVTTL Electrical Specifications

		Comr	nercial	Com	nercial -F	Indus	trial	Milita	ry	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1</sup>	IOH = -4 mA	2.15		2.15		2.4		2.4		V
VOL <sup>1</sup>	IOL = 6 mA		0.4		0.4		0.48		0.48	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX)		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL			-10		-10		-10		-10	μA
IIH			-10		-10		-10		-10	μA
Input Transition Time, $T_R$ and $T_F$			500		500		500		500	ns
C <sub>IO</sub> I/O Capacitance			10		10		10		10	pF
Standby Current, ICC <sup>2</sup>	A40MX02, A40MX04		3		25		10		25	mA
	A42MX09		5		25		25		25	mA
	A42MX16		6		25		25		25	mA
	A42MX24, A42MX36		15		25		25		25	mA
Low-Power Mode Standby Current	42MX devices only		0.5		ICC - 5.0		ICC - 5.0		ICC - 5.0	mA
IIO, I/O source	Can be derive	ed from	the IBIS mo	del (htt	p://www.micr	osemi.	com/soc/tech	ndocs/n	nodels/ibis.ht	ml)

sink current

Only one output tested at a time. VCC/VCCI = min. 1.

All outputs unloaded. All inputs = VCC/VCCI or GND. 2.

# Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX 3.9 **Devices Only)**

#### Table 20 • Absolute Maximum Ratings\*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	–0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCA +0.5	V
VO	Output Voltage	-0.5 to VCCI + 0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

Note: \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device



# Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)

Note: 1. Load-dependent

Note: 2. Values are shown for A42MX36 -3 at 5.0 V worst-case commercial conditions

Power Matters."



# Table 33 • Timing Parameters for 33 MHz PCI

		PCI		A42N	IX24	A42N	IX36	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>SU(PTP)</sub>	Input Set-Up Time to CLK—Point-to-Point	10, 12 <sup>2</sup>	_	1.5	-	1.5	-	ns
t <sub>H</sub>	Input Hold to CLK	0	_	0	-	0	-	ns

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.

2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

# 3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

# Table 34 •A40MX02 Timing Characteristics (Nominal 5.0 V Operation)<br/>(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

		-3 Sp	beed	–2 Sp	beed	–1 Sp	beed	Std S	peed	–F Sp	Speed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic N	Iodule Propagation Delays											
t <sub>PD1</sub>	Single Module		1.2		1.4		1.6		1.9		2.7	ns
t <sub>PD2</sub>	Dual-Module Macros		2.7		3.1		3.5		4.1		5.7	ns
t <sub>CO</sub>	Sequential Clock-to-Q		1.2		1.4		1.6		1.9		2.7	ns
t <sub>GO</sub>	Latch G-to-Q		1.2		1.4		1.6		1.9		2.7	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q		1.2		1.4		1.6		1.9		2.7	ns
Logic N	Nodule Predicted Routing Del	ays <sup>1</sup>										
t <sub>RD1</sub>	FO = 1 Routing Delay		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.8		2.1		2.4		2.8		3.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		2.3		2.7		3.0		3.6		5.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		2.9		3.3		3.7		4.4		6.1	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		4.9		5.7		6.5		7.6		10.6	ns
Logic N	Iodule Sequential Timing <sup>2</sup>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up	3.1		3.5		4.0		4.7		6.6		ns
t <sub>HD</sub> <sup>3</sup>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	3.1		3.5		4.0		4.7		6.6		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.3		3.8		4.3		5.0		7.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	3.3		3.8		4.3		5.0		7.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	4.8		5.6		6.3		7.5		10.4		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency (FO = 128)		181		168		154		134		80	MHz



# Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

			–3 Sp	beed	–2 S	peed	–1 Sp	beed	Std S	Speed	–F S	peed	
Parame	ter / Description		Min.	Max.	Units								
Input M	odule Propagation Del	ays											
t <sub>INYH</sub>	Pad-to-Y HIGH			1.0		1.2		1.3		1.6		2.2	ns
t <sub>INYL</sub>	Pad-to-Y LOW			0.8		0.9		1.0		1.2		1.7	ns
t <sub>INGH</sub>	G to Y HIGH			1.3		1.4		1.6		1.9		2.7	ns
t <sub>INGL</sub>	G to Y LOW			1.3		1.4		1.6		1.9		2.7	ns
Input M	odule Predicted Routin	ng Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay			2.0		2.2		2.5		3.0		4.2	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			2.3		2.5		2.9		3.4		4.7	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			2.5		2.8		3.2		3.7		5.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			2.8		3.1		3.5		4.1		5.7	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			3.7		4.1		4.7		5.5		7.7	ns
Global (	Clock Network												
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32		2.4		2.7		3.0		3.6		5.0	ns
		FO = 256		2.7		3.0		3.4		4.0		5.5	ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32 FO = 256		3.5 3.9		3.9 4.3		4.4 4.9		5.2 5.7		7.3 8.0	ns ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32 FO = 256	1.2 1.3		1.4 1.5		1.5 1.7		1.8 2.0		2.5 2.7		ns ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32 FO = 256	1.2 1.3		1.4 1.5		1.5 1.7		1.8 2.0		2.5 2.7		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 256		0.3 0.3		0.3 0.3		0.4 0.4		0.5 0.5		0.6 0.6	ns ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32 FO = 256	0.0 0.0		ns ns								
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 256	2.3 2.2		2.6 2.4		3.0 3.3		3.5 3.9		4.9 5.5		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 256	3.4 3.7		3.7 4.1		4.0 4.5		4.7 5.2		7.8 8.6		ns ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 256		296 268		269 244		247 224		215 195		129 117	MHz MHz



# Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 S	beed	–1 S	peed	Std S	Speed	–F S	peed	
Paramet	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Mo	odule Propagation Dela	ys											
t <sub>INYH</sub>	Pad-to-Y HIGH			1.5		1.6		1.8		2.17		3.0	ns
t <sub>INYL</sub>	Pad-to-Y LOW			1.2		1.3		1.4		1.7		2.4	ns
t <sub>INGH</sub>	G to Y HIGH			1.8		2.0		2.3		2.7		3.7	ns
t <sub>INGL</sub>	G to Y LOW			1.8		2.0		2.3		2.7		3.7	ns
Input Mo	odule Predicted Routing	g Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay			2.8		3.2		3.6		4.2		5.9	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			3.2		3.5		4.0		4.7		6.6	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			3.5		3.9		4.4		5.2		7.3	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			3.9		4.3		4.9		5.7		8.0	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			5.2		5.8		6.6		7.7		10.8	ns
Global C	Clock Network												
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32 FO = 256		4.1 4.5		4.5 5.0		5.1 5.6		6.0 6.7		8.4 9.3	ns ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32 FO = 256		5.0 5.4		5.5 6.0		6.2 6.8		7.3 8.0		10.2 11.2	ns ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32 FO = 256	1.7 1.9		1.9 2.1		2.1 2.3		2.5 2.7		3.5 3.8		ns ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32 FO = 256	1.7 1.9		1.9 2.1		2.1 2.3		2.5 2.7		3.5 3.8		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 256		0.4 0.4		0.5 0.5		0.5 0.5		0.6 0.6		0.9 0.9	ns ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32 FO = 256	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 256	3.3 3.7		3.7 4.1		4.2 4.6		4.9 5.5		6.9 7.6		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 256	5.6 6.1		6.2 6.8		6.7 7.4		7.8 8.5		12.9 14.2		ns ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 256		177 161		161 146		148 135		129 117		77 70	MHz MHz



# Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

		-3 Speed	-2 Speed	-1 Speed	Std Speed	-F Speed	
Parame	eter / Description	Min. Max.	Units				
TTL Ou	tput Module Timing <sup>4</sup>						
t <sub>DLH</sub>	Data-to-Pad HIGH	2.5	2.8	3.2	3.7	5.2	ns
t <sub>DHL</sub>	Data-to-Pad LOW	3.0	3.3	3.7	4.4	6.1	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns
t <sub>GLH</sub>	G-to-Pad HIGH	2.9	3.2	3.6	4.3	6.0	ns
t <sub>GHL</sub>	G-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF



# Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

		-3 Speed	-2 Speed	-1 Speed	Std Speed	–F Speed	
Parame	eter / Description	Min. Max.	Units				
CMOS	Output Module Timing <sup>5</sup>						
t <sub>DLH</sub>	Data-to-Pad HIGH	3.2	3.6	4.0	4.7	6.6	ns
t <sub>DHL</sub>	Data-to-Pad LOW	2.5	2.7	3.1	3.6	5.1	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns
t <sub>GLH</sub>	G-to-Pad HIGH	5.1	5.6	6.4	7.5	10.5	ns
t <sub>GHL</sub>	G-to-Pad LOW	5.1	5.6	6.4	7.5	10.5	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , point and position whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading

Table 41 •	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 3.0 V, T <sub>J</sub> = 70°C)

		-3 Speed	-2 Speed	-1 Speed	Std Speed	–F Speed	
Parame	eter / Description	Min. Max.	Units				
Logic N	Iodule Propagation Delays <sup>1</sup>						
t <sub>PD1</sub>	Single Module	1.9	2.1	2.4	2.8	4.0	ns
t <sub>CO</sub>	Sequential Clock-to-Q	2.0	2.2	2.5	3.0	4.2	ns
t <sub>GO</sub>	Latch G-to-Q	1.9	2.1	2.4	2.8	4.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	2.2	2.4	2.8	3.3	4.6	ns
Logic N	Nodule Predicted Routing Delays <sup>2</sup>						
t <sub>RD1</sub>	FO = 1 Routing Delay	1.1	1.2	1.4	1.6	2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.5	1.6	1.8	2.1	3.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	1.8	2.0	2.3	2.7	3.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	2.2	2.4	2.7	3.2	4.5	ns
t <sub>RD8</sub>	FO = 8 Routing Delay	3.6	4.0	4.5	5.3	7.5	ns



Input, output, tristate or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/Os pins are configured by the Designer software as shown in Table 46, page 84.

Device	Configuration
A40MX02, A40MX04	Pulled LOW
A42MX09, A42MX16	Pulled LOW
A42MX24, A42MX36	Tristated

Table 46 • Configuration of Unused I/Os

In all cases, it is recommended to tie all unused MX I/O pins to LOW on the board. This applies to all dual-purpose pins when configured as I/Os as well.

### LP, Low Power Mode

Controls the low power mode of all 42MX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation in 200 µs after the LP pin is driven to a logic LOW.

### MODE, Mode

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). The MODE pin is held HIGH to provide verification capability. The MODE pin should be terminated to GND through a  $10k\Omega$  resistor so that the MODE pin can be pulled HIGH when required.

### NC, No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

# PRA, I/O

# PRB, I/OProbe A/B

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

# QCLKA/B/C/D, I/O Quadrant Clock

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as user I/Os.

# SDI, I/OSerial Data Input

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

# SDO, I/OSerial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" command is run. It will return to user I/O when "checksum" is complete.

# TCK, I/O Test Clock



# 4 Package Pin Assignments

The following figures and tables give the details of the package pin assignments.

Figure 38 • PL44



# Table 47 • PL44

PL44		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	I/O	I/O
3	VCC	VCC
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	GND	GND
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	VCC	VCC
15	I/O	I/O
16	VCC	VCC
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O



# Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
84	I/O	I/O	WD, I/O
85	I/O	I/O	WD, I/O
86	NC	I/O	I/O
87	SDO, I/O	SDO, I/O	SDO, TDO, I/O
88	I/O	I/O	I/O
89	GND	GND	GND
90	I/O	I/O	I/O
91	I/O	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	NC	I/O	I/O
97	NC	I/O	I/O
98	I/O	I/O	I/O
99	I/O	I/O	I/O
100	I/O	I/O	I/O
101	NC	NC	I/O
102	I/O	I/O	I/O
103	NC	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	GND	GND	GND
107	NC	I/O	I/O
108	NC	I/O	TCK, I/O
109	LP	LP	LP
110	VCCA	VCCA	VCCA
111	GND	GND	GND
112	VCCI	VCCI	VCCI
113	VCCA	VCCA	VCCA
114	NC	I/O	I/O
115	NC	I/O	I/O
116	NC	VCCA	VCCA
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O



CQ256	
Pin Number	A42MX36 Function
133	I/O
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	GND
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	I/O
153	I/O
154	I/O
155	VCCA
156	I/O
157	I/O
158	VCCA
159	VCCI
160	GND
161	I/O
162	I/O
163	I/O
164	I/O
165	GND
166	I/O
167	I/O
168	I/O
169	I/O



Table 61 • PG132		
PG132 Pin Number	A42MX09 Function	
F2	I/O	
F1	I/O	
G1	I/O	
G4	VSV	
H1	I/O	
H2	I/O	
H3	I/O	
H4	I/O	
J1	I/O	
K1	I/O	
L1	I/O	
K2	I/O	
M1	I/O	
K3	I/O	
L2	I/O	
N1	I/O	
L3	BININ	
M2	BINOUT	
N2	I/O	
V3	I/O	
_4	I/O	
N3	I/O	
M4	I/O	
N4	I/O	
M5	I/O	
K6	I/O	
N5	I/O	
N6	I/O	
L6	I/O	
M6	I/O	
M7	I/O	
N7	I/O	
N8	I/O	
M8	I/O	
L8	I/O	
K8	I/O	
N9	I/O	



Table 62 •         CQ172	1/0
99	I/O
100	I/O
101	I/O
102	I/O
103	GND
104	I/O
105	I/O
106	VKS
107	VPP
108	GND
109	VCCI
110	VSV
111	I/O
112	I/O
113	VCC
114	I/O
115	I/O
116	I/O
117	I/O
118	GND
119	I/O
120	I/O
121	I/O
122	I/O
123	GNDI
124	I/O
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	SDI
132	I/O
133	I/O
134	I/O
135	I/O
136	VCCI
137	I/O
	., O