



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	83
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-pq100i

Tables

Table 1	Product profile	1
Table 2	Plastic Device Resources	4
Table 3	Ceramic Device Resources	4
Table 4	Temperature Grade Offerings	5
Table 5	Speed Grade Offerings	5
Table 6	Voltage Support of MX Devices	13
Table 7	Fixed Capacitance Values for MX FPGAs (pF)	16
Table 8	Device Configuration Options for Probe Capability	17
Table 9	Test Access Port Descriptions	18
Table 10	Supported BST Public Instructions	18
Table 11	Boundary Scan Pin Configuration and Functionality	19
Table 12	Absolute Maximum Ratings for 40MX Devices*	20
Table 13	Absolute Maximum Ratings for 42MX Devices*	20
Table 14	Recommended Operating Conditions	21
Table 15	5V TTL Electrical Specifications	21
Table 16	Absolute Maximum Ratings for 40MX Devices*	22
Table 17	Absolute Maximum Ratings for 42MX Devices*	22
Table 18	Recommended Operating Conditions	22
Table 19	3.3V LVTTL Electrical Specifications	23
Table 20	Absolute Maximum Ratings*	23
Table 21	Recommended Operating Conditions	24
Table 22	Mixed 5.0V/3.3V Electrical Specifications	25
Table 23	DC Specification (5.0 V PCI Signaling)	25
Table 24	AC Specifications (5.0V PCI Signaling)*	26
Table 25	DC Specification (3.3 V PCI Signaling)	27
Table 26	AC Specifications for (3.3 V PCI Signaling)*	27
Table 27	Package Thermal Characteristics	29
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $\text{VCCA} = 5.0 \text{ V}$)	38
Table 29	40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$, $\text{VCC} = 5.0 \text{ V}$)	38
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$, $\text{VCCA} = 3.3 \text{ V}$)	39
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $\text{VCC} = 3.3 \text{ V}$)	39
Table 32	Clock Specification for 33 MHz PCI	40
Table 33	Timing Parameters for 33 MHz PCI	40
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation)	41
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation)	43
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	46
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	49
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	52
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	56
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	60
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	64
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	67
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	71
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	75
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	75

- The Transient Current, page 13 is new (SAR 36930).
- Package names were revised according to standards established in *Package Mechanical Drawings* (SAR 34774)

1.7 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document

- In Table 20, page 23, the limits in VI were changed from -0.5 to VCCI + 0.5 to -0.5 to VCCA + 0.5
- In Table 22, page 25, V_{OH} was changed from 3.7 to 2.4 for the min in industrial and military. V_{IH} had V_{CCI} and that was changed to VCCA

1.8 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- The Ease of Integration, page 1 was updated
- The Temperature Grade Offerings, page 5 is new
- The Speed Grade Offerings, page 5 is new
- The General Description, page 6 was updated
- The MultiPlex I/O Modules, page 11 was updated
- The User Security, page 12 was updated
- Table 6, page 13 was updated
- The Power Dissipation, page 14 was updated.
- The Static Power Component, page 14 was updated
- The Equivalent Capacitance, page 15 was updated
- Figure 13, page 17 was updated
- Table 10, page 18 was updated.
- Figure 14, page 18 was updated.
- Table 11, page 19 was updated.

Table 1 • Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Maximum Flip-Flops	147	273	516	928	1,410	1,822
Clocks	1	1	2	2	2	6
User I/O (maximum)	57	69	104	140	176	202
PCI	–	–	–	–	Yes	Yes
Boundary Scan Test (BST)	–	–	–	–	Yes	Yes
Packages (by pin count)						
PLCC	44, 68	44, 68, 84	84	84	84	–
PQFP	100	100	100, 144, 160	100, 160, 208	160, 208	208, 240
VQFP	80	80	100	100	–	–
TQFP	–	–	176	176	176	–
CQFP	–	–	–	172	–	208, 256
PBGA	–	–	–	–	–	272
CPGA	–	–	132	–	–	–

2.6 Temperature Grade Offerings

Table 4 • Temperature Grade Offerings

Package	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
PLCC 44	C, I, M	C, I, M				
PLCC 68	C, I, A, M	C, I, M				
PLCC 84		C, I, A, M	C, I, A, M	C, I, M	C, I, M	
PQFP 100	C, I, A, M	C, I, A, M	C, I, A, M	C, I, M		
PQFP 144			C			
PQFP 160			C, I, A, M	C, I, M	C, I, A, M	
PQFP 208				C, I, A, M	C, I, A, M	C, I, A, M
PQFP 240						C, I, A, M
VQFP 80	C, I, A, M	C, I, A, M				
VQFP 100			C, I, A, M	C, I, A, M		
TQFP 176			C, I, A, M	C, I, A, M	C, I, A, M	
PBGA 272						C, I, M
CQFP 172				C, M, B		
CQFP 208						C, M, B
CQFP 256						C, M, B
CPGA 132			C, M, B			

Note: C = Commercial
I = Industrial
A = Automotive
M = Military
B = MIL-STD-883 Class B

2.7 Speed Grade Offerings

Table 5 • Speed Grade Offerings

	-F	Std	-1	-2	-3
C	P	P	P	P	P
I		P	P	P	P
A		P			
M		P	P		
B		P	P		

Note: See the 40MX and 42MX Automotive Family FPGAs datasheet for details on automotive-grade MX offerings.

Contact your local *Microsemi Sales representative* for device availability.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

3.6.1 Application Notes

- AC278: *BSDL Files Format Description*
- AC225: *Programming Antifuse Devices*
- AC168: *Implementation of Security in Microsemi Antifuse FPGAs*

3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

3.6.3 Miscellaneous

Libero IDE Flow Diagram

3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.


Table 12 • Absolute Maximum Ratings for 40MX Devices*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC+0.5	V
VO	Output Voltage	-0.5 to VCC+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 13 • Absolute Maximum Ratings for 42MX Devices*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Figure 20 • 42MX Timing Model (SRAM Functions)

Note: Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions.

3.10.1 Parameter Measurement

The following figures show parameter measurement details.


Figure 21 • Output Buffer Delays

Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		0.7		0.8		0.9		1.1		1.5 ns
t _{INYL}	Pad-to-Y LOW		0.6		0.7		0.8		1.0		1.3 ns
Input Module Predicted Routing Delays¹											
t _{IRD1}	FO = 1 Routing Delay		2.1		2.4		2.2		3.2		4.5 ns
t _{IRD2}	FO = 2 Routing Delay		2.6		3.0		3.4		4.0		5.6 ns
t _{IRD3}	FO = 3 Routing Delay		3.1		3.6		4.1		4.8		6.7 ns
t _{IRD4}	FO = 4 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t _{IRD8}	FO = 8 Routing Delay		5.7		6.6		7.5		8.8		12.4 ns
Global Clock Network											
t _{CKH}	Input Low to HIGH	FO = 16	4.6		5.3		6.0		7.0		9.8 ns
		FO = 128	4.6		5.3		6.0		7.0		9.8
t _{CKL}	Input High to LOW	FO = 16	4.8		5.6		6.3		7.4		10.4 ns
		FO = 128	4.8		5.6		6.3		7.4		10.4
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	2.2		2.6		2.9		3.4		4.8 ns
		FO = 128	2.4		2.7		3.1		3.6		5.1
t _{PWL}	Minimum Pulse Width LOW	FO = 16	2.2		2.6		2.9		3.4		4.8 ns
		FO = 128	2.4		2.7		3.01		3.6		5.1
t _{CKSW}	Maximum Skew	FO = 16	0.4		0.5		0.5		0.6		0.8 ns
		FO = 128	0.5		0.6		0.7		0.8		1.2
t _P	Minimum Period	FO = 16	4.7		5.4		6.1		7.2		10.0 ns
		FO = 128	4.8		5.6		6.3		7.5		10.4
f _{MAX}	Maximum Frequency	FO = 16	188		175		160		139		83 MHz
		FO = 128	181		168		154		134		80

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
Parameter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.8	4.3	5.0	5.0	7.0	7.0	7.0	7.0	ns	
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	3.3	3.8	4.3	5.0	5.0	7.0	7.0	7.0	7.0	ns	
t _A	Flip-Flop Clock Input Period	4.8	5.6	6.3	7.5	7.5	10.4	10.4	10.4	10.4	ns	
f _{MAX}	Flip-Flop (Latch) Clock Frequency (FO = 128)		181	167	154	134	80	80	80	80	MHz	
Input Module Propagation Delays												
t _{INYH}	Pad-to-Y HIGH		0.7	0.8	0.9	1.1	1.5	1.5	1.5	1.5	ns	
t _{INYL}	Pad-to-Y LOW		0.6	0.7	0.8	1.0	1.3	1.3	1.3	1.3	ns	
Input Module Predicted Routing Delays¹												
t _{IRD1}	FO = 1 Routing Delay		2.1	2.4	2.2	3.2	4.5	4.5	4.5	4.5	ns	
t _{IRD2}	FO = 2 Routing Delay		2.6	3.0	3.4	4.0	5.6	5.6	5.6	5.6	ns	
t _{IRD3}	FO = 3 Routing Delay		3.1	3.6	4.1	4.8	6.7	6.7	6.7	6.7	ns	
t _{IRD4}	FO = 4 Routing Delay		3.6	4.2	4.8	5.6	7.8	7.8	7.8	7.8	ns	
t _{IRD8}	FO = 8 Routing Delay		5.7	6.6	7.5	8.8	12.4	12.4	12.4	12.4	ns	
Global Clock Network												
t _{CKH}	Input Low to HIGH	FO = 16	4.6	5.3	6.0	7.0	9.8	9.8	9.8	9.8	ns	
		FO = 128	4.6	5.3	6.0	7.0	9.8	9.8	9.8	9.8	ns	
t _{CKL}	Input High to LOW	FO = 16	4.8	5.6	6.3	7.4	10.4	10.4	10.4	10.4	ns	
		FO = 128	4.8	5.6	6.3	7.4	10.4	10.4	10.4	10.4	ns	
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	2.2	2.6	2.9	3.4	4.8	4.8	4.8	4.8	ns	
		FO = 128	2.4	2.7	3.1	3.6	5.1	5.1	5.1	5.1	ns	
t _{PWL}	Minimum Pulse Width LOW	FO = 16	2.2	2.6	2.9	3.4	4.8	4.8	4.8	4.8	ns	
		FO = 128	2.4	2.7	3.01	3.6	5.1	5.1	5.1	5.1	ns	
t _{CKSW}	Maximum Skew	FO = 16	0.4	0.5	0.5	0.6	0.8	0.8	0.8	0.8	ns	
		FO = 128	0.5	0.6	0.7	0.8	1.2	1.2	1.2	1.2	ns	
t _P	Minimum Period	FO = 16	4.7	5.4	6.1	7.2	10.0	10.0	10.0	10.0	ns	
		FO = 128	4.8	5.6	6.3	7.5	10.4	10.4	10.4	10.4	ns	
f _{MAX}	Maximum Frequency	FO = 16	188	175	160	139	83	83	83	83	MHz	
		FO = 128	181	168	154	134	80	80	80	80	ns	
TTL Output Module Timing⁴												
t _{DLH}	Data-to-Pad HIGH		3.3	3.8	4.3	5.1	7.2	7.2	7.2	7.2	ns	
t _{DHL}	Data-to-Pad LOW		4.0	4.6	5.2	6.1	8.6	8.6	8.6	8.6	ns	
t _{ENZH}	Enable Pad Z to HIGH		3.7	4.3	4.9	5.8	8.0	8.0	8.0	8.0	ns	
t _{ENZL}	Enable Pad Z to LOW		4.7	5.4	6.1	7.2	10.1	10.1	10.1	10.1	ns	
t _{ENHZ}	Enable Pad HIGH to Z		7.9	9.1	10.4	12.2	17.1	17.1	17.1	17.1	ns	

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, V_{CC} = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays¹											
t _{IRD1}	FO = 1 Routing Delay		2.9		3.3		3.8		4.5		6.3 ns
t _{IRD2}	FO = 2 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t _{IRD3}	FO = 3 Routing Delay		4.4		5.0		5.7		6.7		9.4 ns
t _{IRD4}	FO = 4 Routing Delay		5.1		5.9		6.7		7.8		11.0 ns
t _{IRD8}	FO = 8 Routing Delay		8.0		9.3		10.5		12.4		17.2 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 16	6.4		7.4		8.4		9.9		13.8 ns
		FO = 128	6.4		7.4		8.4		9.9		13.8
t _{CKL}	Input HIGH to LOW	FO = 16	6.8		7.8		8.9		10.4		14.6 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t _{PWL}	Minimum Pulse Width LOW	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t _{CKSW}	Maximum Skew	FO = 16	0.6		0.6		0.7		0.8		1.2 ns
		FO = 128	0.8		0.9		1.0		1.2		1.6
t _P	Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
f _{MAX}	Maximum Frequency	FO = 16	113		105		96		83		50 MHz
		FO = 128	109		101		92		80		48
TTL Output Module Timing⁴											
t _{D LH}	Data-to-Pad HIGH		4.7		5.4		6.1		7.2		10.0 ns
t _{D HL}	Data-to-Pad LOW		5.6		6.4		7.3		8.6		12.0 ns
t _{ENZH}	Enable Pad Z to HIGH		5.2		6.0		6.9		8.1		11.3 ns
t _{ENZL}	Enable Pad Z to LOW		6.6		7.6		8.6		10.1		14.1 ns
t _{ENHZ}	Enable Pad HIGH to Z		11.1		12.8		14.5		17.1		23.9 ns
t _{ENLZ}	Enable Pad LOW to Z		8.2		9.5		10.7		12.6		17.7 ns
d _{TLH}	Delta LOW to HIGH		0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL}	Delta HIGH to LOW		0.04		0.04		0.05		0.06		0.08 ns/pF

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{PWL}	Minimum Pulse Width LOW	FO = 32	3.2	3.5	4.0	4.7	6.6	ns				
		FO = 384	3.7	4.1	4.6	5.4	7.6	ns				
t_{CKSW}	Maximum Skew	FO = 32		0.3	0.4	0.4	0.5	0.5	0.7	ns		
		FO = 384		0.3	0.4	0.4	0.5	0.5	0.7	ns		
t_{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 384	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns		
t_{HEXT}	Input Latch External Hold	FO = 32	2.8	3.1	5.5	4.1	5.7	ns				
		FO = 384	3.2	3.5	4.0	4.7	6.6	ns				
t_P	Minimum Period	FO = 32	4.2	4.67	5.1	5.8	9.7	ns				
		FO = 384	4.6	5.1	5.6	6.4	10.7	ns				
f_{MAX}	Maximum Frequency	FO = 32		237	215	198	172	103	MHz			
		FO = 384		215	195	179	156	94	MHz			

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{IRD2}	FO = 2 Routing Delay		3.2	3.5	4.1	4.8	4.8	6.7	ns		
t _{IRD3}	FO = 3 Routing Delay		3.7	4.1	4.7	5.5	5.5	7.7	ns		
t _{IRD4}	FO = 4 Routing Delay		4.2	4.6	5.3	6.2	6.2	8.7	ns		
t _{IRD8}	FO = 8 Routing Delay		6.1	6.8	7.7	9.0	9.0	12.6	ns		
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	4.6	5.1	5.7	6.7	6.7	9.3	ns		
		FO = 635	5.0	5.6	6.3	7.4	7.4	10.3	ns		
t _{CKL}	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	7.8	11.0	ns		
		FO = 635	6.8	7.6	8.6	10.1	10.1	14.1	ns		
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{CKSW}	Maximum Skew	FO = 32	1.0	1.2	1.3	1.5	1.5	2.2	ns		
		FO = 635	1.0	1.2	1.3	1.5	1.5	2.2	ns		
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{HEXT}	Input Latch External Hold	FO = 32	4.0	4.4	5.0	5.9	5.9	8.2	ns		
		FO = 635	4.6	5.2	5.9	6.9	6.9	9.6	ns		
t _P	Minimum Period (1/f _{MAX})	FO = 32	9.2	10.2	11.1	12.7	12.7	21.2	ns		
		FO = 635	9.9	11.0	12.0	13.8	13.8	23.0	ns		
f _{MAX}	Maximum Datapath Frequency	FO = 32	108	98	90	79	79	47	MHz		
		FO = 635	100	91	83	73	73	44	MHz		
TTL Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.6	4.0	4.5	5.3	5.3	7.4	ns		
t _{DHL}	Data-to-Pad LOW		4.2	4.6	5.2	6.2	6.2	8.6	ns		
t _{ENZH}	Enable Pad Z to HIGH		3.7	4.2	4.7	5.5	5.5	7.7	ns		
t _{ENZL}	Enable Pad Z to LOW		4.1	4.6	5.2	6.1	6.1	8.5	ns		
t _{ENHZ}	Enable Pad HIGH to Z		7.34	8.2	9.3	10.9	10.9	15.3	ns		
TTL Output Module Timing⁵											
t _{ENLZ}	Enable Pad LOW to Z		6.9	7.6	8.7	10.2	10.2	14.3	ns		
t _{GLH}	G-to-Pad HIGH		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t _{GHL}	G-to-Pad LOW		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t _{LSU}	I/O Latch Output Set-Up		0.7	0.7	0.8	1.0	1.0	1.4	ns		
t _{LH}	I/O Latch Output Hold		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9	8.8	10.0	11.8	11.8	16.5	ns		

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCC	VCC
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	CLK, I/O	CLK, I/O
53	I/O	I/O
54	MODE	MODE
55	VCC	VCC
56	SDI, I/O	SDI, I/O
57	DCLK, I/O	DCLK, I/O
58	PRA, I/O	PRA, I/O
59	PRB, I/O	PRB, I/O
60	I/O	I/O

Table 49 • PL84

PL84	Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
10	I/O		DCLK, I/O	DCLK, I/O	DCLK, I/O
11	I/O		I/O	I/O	I/O
12	NC		MODE	MODE	MODE
13	I/O		I/O	I/O	I/O
14	I/O		I/O	I/O	I/O
15	I/O		I/O	I/O	I/O
16	I/O		I/O	I/O	I/O
17	I/O		I/O	I/O	I/O
18	GND		I/O	I/O	I/O
19	GND		I/O	I/O	I/O
20	I/O		I/O	I/O	I/O
21	I/O		I/O	I/O	I/O
22	I/O		VCCA	VCCI	VCCI
23	I/O		VCCI	VCCA	VCCA
24	I/O		I/O	I/O	I/O
25	VCC		I/O	I/O	I/O
26	VCC		I/O	I/O	I/O
27	I/O		I/O	I/O	I/O
28	I/O		GND	GND	GND
29	I/O		I/O	I/O	I/O
30	I/O		I/O	I/O	I/O
31	I/O		I/O	I/O	I/O
32	I/O		I/O	I/O	I/O
33	VCC		I/O	I/O	I/O
34	I/O		I/O	I/O	TMS, I/O
35	I/O		I/O	I/O	TDI, I/O
36	I/O		I/O	I/O	WD, I/O
37	I/O		I/O	I/O	I/O
38	I/O		I/O	I/O	WD, I/O
39	I/O		I/O	I/O	WD, I/O
40	GND		I/O	I/O	I/O
41	I/O		I/O	I/O	I/O
42	I/O		I/O	I/O	I/O
43	I/O		VCCA	VCCA	VCCA
44	I/O		I/O	I/O	WD, I/O
45	I/O		I/O	I/O	WD, I/O
46	VCC		I/O	I/O	WD, I/O

Figure 44 • PQ208**Table 53 • PQ208**

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	1	GND	GND	GND
	2	NC	VCCA	VCCA
	3	MODE	MODE	MODE
	4	I/O	I/O	I/O
	5	I/O	I/O	I/O
	6	I/O	I/O	I/O
	7	I/O	I/O	I/O
	8	I/O	I/O	I/O
	9	NC	I/O	I/O
	10	NC	I/O	I/O
	11	NC	I/O	I/O
	12	I/O	I/O	I/O
	13	I/O	I/O	I/O
	14	I/O	I/O	I/O
	15	I/O	I/O	I/O
	16	NC	I/O	I/O
	17	VCCA	VCCA	VCCA
	18	I/O	I/O	I/O
	19	I/O	I/O	I/O
	20	I/O	I/O	I/O

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	21	I/O	I/O	I/O
	22	GND	GND	GND
	23	I/O	I/O	I/O
	24	I/O	I/O	I/O
	25	I/O	I/O	I/O
	26	I/O	I/O	I/O
	27	GND	GND	GND
	28	VCCI	VCCI	VCCI
	29	VCCA	VCCA	VCCA
	30	I/O	I/O	I/O
	31	I/O	I/O	I/O
	32	VCCA	VCCA	VCCA
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	I/O	I/O	I/O
	36	I/O	I/O	I/O
	37	I/O	I/O	I/O
	38	I/O	I/O	I/O
	39	I/O	I/O	I/O
	40	I/O	I/O	I/O
	41	NC	I/O	I/O
	42	NC	I/O	I/O
	43	NC	I/O	I/O
	44	I/O	I/O	I/O
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	I/O	I/O	I/O
	50	NC	I/O	I/O
	51	NC	I/O	I/O
	52	GND	GND	GND
	53	GND	GND	GND
	54	I/O	TMS, I/O	TMS, I/O
	55	I/O	TDI, I/O	TDI, I/O
	56	I/O	I/O	I/O
	57	I/O	WD, I/O	WD, I/O

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	132	VCCI	VCCI	VCCI
	133	VCCA	VCCA	VCCA
	134	I/O	I/O	I/O
	135	I/O	I/O	I/O
	136	VCCA	VCCA	VCCA
	137	I/O	I/O	I/O
	138	I/O	I/O	I/O
	139	I/O	I/O	I/O
	140	I/O	I/O	I/O
	141	NC	I/O	I/O
	142	I/O	I/O	I/O
	143	I/O	I/O	I/O
	144	I/O	I/O	I/O
	145	I/O	I/O	I/O
	146	NC	I/O	I/O
	147	NC	I/O	I/O
	148	NC	I/O	I/O
	149	NC	I/O	I/O
	150	GND	GND	GND
	151	I/O	I/O	I/O
	152	I/O	I/O	I/O
	153	I/O	I/O	I/O
	154	I/O	I/O	I/O
	155	I/O	I/O	I/O
	156	I/O	I/O	I/O
	157	GND	GND	GND
	158	I/O	I/O	I/O
	159	SDI, I/O	SDI, I/O	SDI, I/O
	160	I/O	I/O	I/O
	161	I/O	WD, I/O	WD, I/O
	162	I/O	WD, I/O	WD, I/O
	163	I/O	I/O	I/O
	164	VCCI	VCCI	VCCI
	165	NC	I/O	I/O
	166	NC	I/O	I/O
	167	I/O	I/O	I/O
	168	I/O	WD, I/O	WD, I/O

Table 55 • VQ80

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
13	VCC	VCC
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	NC	I/O
18	NC	I/O
19	NC	I/O
20	VCC	VCC
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	GND	GND
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	VCC	VCC
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	I/O	I/O
41	NC	I/O
42	NC	I/O
43	NC	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	GND	GND
48	I/O	I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
158		CLKB, I/O	CLKB, I/O	CLKB, I/O
159		I/O	I/O	I/O
160		PRB, I/O	PRB, I/O	PRB, I/O
161		NC	I/O	WD, I/O
162		I/O	I/O	WD, I/O
163		I/O	I/O	I/O
164		I/O	I/O	I/O
165		NC	NC	WD, I/O
166		NC	I/O	WD, I/O
167		I/O	I/O	I/O
168		NC	I/O	I/O
169		I/O	I/O	I/O
170		NC	VCCI	VCCI
171		I/O	I/O	WD, I/O
172		I/O	I/O	WD, I/O
173		NC	I/O	I/O
174		I/O	I/O	I/O
175		DCLK, I/O	DCLK, I/O	DCLK, I/O
176		I/O	I/O	I/O


Figure 49 • CQ208

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
185	I/O
186	CLKB, I/O
187	I/O
188	PRB, I/O
189	I/O
190	WD, I/O
191	WD, I/O
192	I/O
193	I/O
194	WD, I/O
195	WD, I/O
196	QCLKC, I/O
197	I/O
198	I/O
199	I/O
200	I/O
201	I/O
202	VCCI
203	WD, I/O
204	WD, I/O
205	I/O
206	I/O
207	DCLK, I/O
208	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
V16	I/O
V17	I/O
V18	SDO, TDO, I/O
V19	I/O
V20	I/O
W1	GND
W2	GND
W3	I/O
W4	TMS, I/O
W5	I/O
W6	I/O
W7	I/O
W8	WD, I/O
W9	WD, I/O
W10	I/O
W11	I/O
W12	I/O
W13	WD, I/O
W14	I/O
W15	I/O
W16	WD, I/O
W17	I/O
W18	WD, I/O
W19	GND
W20	GND
Y1	GND
Y2	GND
Y3	I/O
Y4	TDI, I/O
Y5	WD, I/O
Y6	I/O
Y7	QCLKA, I/O
Y8	I/O
Y9	I/O
Y10	I/O
Y11	I/O
Y12	I/O