



Welcome to [E-XFL.COM](http://www.e-xfl.com)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 83 |
| Number of Gates | 14000 |
| Voltage - Supply | 3V ~ 3.6V, 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-PQFP (20x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-pq100m |

3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200 μ s to allow for charge pumps to power up, and device initialization will begin.

3.4 Power Dissipation

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

3.4.1 General Power Equation

$$P = [ICC_{\text{standby}} + ICC_{\text{active}}] * VCCI + IOL * VOL * N + IOH * (VCCI - VOH) * M$$

EQ 1

where:

- ICC_{standby} is the current flowing when no inputs or outputs are changing.
- ICC_{active} is the current flowing due to CMOS switching.
- IOL, IOH are TTL sink/source currents.
- VOL, VOH are TTL level output voltages.
- N equals the number of outputs driving TTL loads to VOL .
- M equals the number of outputs driving TTL loads to VOH .

Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

$$\text{Power}(\mu\text{W}) = C_{\text{EQ}} * VCCA2^2 * F(1)$$

EQ 2

where:

- C_{EQ} = Equivalent capacitance expressed in picofarads (pF)

reliability. Devices should not be operated outside the recommended operating conditions.

Table 21 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|--------------------|--------------|------------|-------------|-------|
| Temperature Range* | 0 to +70 | -40 to +85 | -55 to +125 | °C |
| VCCA | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |
| VCCI | 3.14 to 3.47 | 3.0 to 3.6 | 3.0 to 3.6 | V |

Note: *Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.


3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

Table 28 • 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 5.0 \text{ V}$)

| Temperature | | | | | | | | |
|--------------|-------|-------|------|------|------|------|-------|--|
| 42MX Voltage | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C | |
| 4.50 | 0.93 | 0.95 | 1.05 | 1.09 | 1.25 | 1.29 | 1.41 | |
| 4.75 | 0.88 | 0.90 | 1.00 | 1.03 | 1.18 | 1.22 | 1.34 | |
| 5.00 | 0.85 | 0.87 | 0.96 | 1.00 | 1.15 | 1.18 | 1.29 | |
| 5.25 | 0.84 | 0.86 | 0.95 | 0.97 | 1.12 | 1.14 | 1.28 | |
| 5.50 | 0.83 | 0.85 | 0.94 | 0.96 | 1.10 | 1.13 | 1.26 | |


Figure 34 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 5.0 \text{ V}$)



Note: This derating factor applies to all routing and propagation delays

Table 29 • 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $VCC = 5.0 \text{ V}$)


| Temperature | | | | | | | | |
|--------------|-------|-------|------|------|------|------|-------|--|
| 40MX Voltage | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C | |
| 4.50 | 0.89 | 0.93 | 1.02 | 1.09 | 1.25 | 1.31 | 1.45 | |
| 4.75 | 0.84 | 0.88 | 0.97 | 1.03 | 1.18 | 1.24 | 1.37 | |
| 5.00 | 0.82 | 0.85 | 0.94 | 1.00 | 1.15 | 1.20 | 1.33 | |
| 5.25 | 0.80 | 0.82 | 0.91 | 0.97 | 1.12 | 1.16 | 1.29 | |
| 5.50 | 0.79 | 0.82 | 0.90 | 0.96 | 1.10 | 1.15 | 1.28 | |

Figure 35 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCC = 5.0 V)

Note: This derating factor applies to all routing and propagation delays

Table 30 • 42MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCCA = 3.3 V)

| 42MX Voltage | Temperature | | | | | | |
|--------------|-------------|-------|------|------|------|------|-------|
| | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C |
| 3.00 | 0.97 | 1.00 | 1.10 | 1.15 | 1.32 | 1.36 | 1.45 |
| 3.30 | 0.84 | 0.87 | 0.96 | 1.00 | 1.15 | 1.18 | 1.26 |
| 3.60 | 0.81 | 0.84 | 0.92 | 0.96 | 1.10 | 1.13 | 1.21 |

Figure 36 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCCA = 3.3 V)

Note: This derating factor applies to all routing and propagation delays

Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V)

| 40MX Voltage | Temperature | | | | | | |
|--------------|-------------|-------|------|------|------|------|-------|
| | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C |
| 3.00 | 1.08 | 1.12 | 1.21 | 1.26 | 1.50 | 1.64 | 2.00 |
| 3.30 | 0.86 | 0.89 | 0.96 | 1.00 | 1.19 | 1.30 | 1.59 |

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _P Minimum Period | FO = 16 | 6.5 | | 7.5 | | 8.5 | | 10.1 | | 14.1 | ns |
| | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 | |
| f _{MAX} Maximum Frequency | FO = 16 | | 113 | | 105 | | 96 | | 83 | | 50 MHz |
| | FO = 128 | | 109 | | 101 | | 92 | | 80 | | 48 |
| TTL Output Module Timing⁴ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 4.7 | | 5.4 | | 6.1 | | 7.2 | | 10.0 ns |
| t _{DHL} Data-to-Pad LOW | | | 5.6 | | 6.4 | | 7.3 | | 8.6 | | 12.0 ns |
| t _{ENZH} Enable Pad Z to HIGH | | | 5.2 | | 6.0 | | 6.8 | | 8.1 | | 11.3 ns |
| t _{ENZL} Enable Pad Z to LOW | | | 6.6 | | 7.6 | | 8.6 | | 10.1 | | 14.1 ns |
| t _{ENHZ} Enable Pad HIGH to Z | | | 11.1 | | 12.8 | | 14.5 | | 17.1 | | 23.9 ns |
| t _{ENLZ} Enable Pad LOW to Z | | | 8.2 | | 9.5 | | 10.7 | | 12.6 | | 17.7 ns |
| d _{TLH} Delta LOW to HIGH | | | 0.03 | | 0.03 | | 0.04 | | 0.04 | | 0.06 ns/pF |
| d _{THL} Delta HIGH to LOW | | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 ns/pF |

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|----------------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| CMOS Output Module Timing⁴ | | | | | | | | | | | |
| t _{DH} | Data-to-Pad HIGH | 5.5 | 6.4 | 7.2 | 8.5 | 11.9 | ns | | | | |
| t _{DHL} | Data-to-Pad LOW | 4.8 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | | |
| t _{ENZH} | Enable Pad Z to HIGH | 4.7 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | | |
| t _{ENZL} | Enable Pad Z to LOW | 6.8 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | | |
| t _{ENHZ} | Enable Pad HIGH to Z | 11.1 | 12.8 | 14.5 | 17.1 | 23.9 | ns | | | | |
| t _{ENLZ} | Enable Pad LOW to Z | 8.2 | 9.5 | 10.7 | 12.6 | 17.7 | ns | | | | |
| d _{TLH} | Delta LOW to HIGH | 0.05 | 0.05 | 0.06 | 0.07 | 0.10 | ns/pF | | | | |
| d _{THL} | Delta HIGH to LOW | 0.03 | 0.03 | 0.04 | 0.04 | 0.06 | ns/pF | | | | |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro
4. Delays based on 35 pF loading

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Propagation Delays | | | | | | | | | | | |
| t _{PD1} | Single Module | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{PD2} | Dual-Module Macros | 2.3 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | | |
| t _{CO} | Sequential Clock-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{GO} | Latch G-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{RS} | Flip-Flop (Latch) Reset-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| Logic Module Predicted Routing Delays¹ | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | 1.2 | 1.6 | 1.8 | 2.1 | 3.0 | ns | | | | |
| t _{RD2} | FO = 2 Routing Delay | 1.9 | 2.2 | 2.5 | 2.9 | 4.1 | ns | | | | |
| t _{RD3} | FO = 3 Routing Delay | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns | | | | |
| t _{RD4} | FO = 4 Routing Delay | 2.9 | 3.4 | 3.9 | 4.5 | 6.3 | ns | | | | |
| t _{RD8} | FO = 8 Routing Delay | 5.0 | 5.8 | 6.6 | 7.8 | 10.9 | ns | | | | |
| Logic Module Sequential Timing² | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | 3.1 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |
| t _{HD³} | Flip-Flop (Latch) Data Input Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 3.1 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--------------------------------|---------------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{ENLZ} | Enable Pad LOW to Z | 5.9 | 6.8 | 7.7 | 9.0 | 12.6 | ns | | | | |
| d _{TLH} | Delta LOW to HIGH | 0.02 | 0.02 | 0.03 | 0.03 | 0.04 | ns/pF | | | | |
| d _{THL} | Delta HIGH to LOW | 0.03 | 0.03 | 0.03 | 0.04 | 0.06 | ns/pF | | | | |

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{WCLKA} Flip-Flop (Latch) Clock Active Pulse Width | 4.6 | | 5.3 | | 5.6 | | 7.0 | | 9.8 | | ns |
| t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width | 4.6 | | 5.3 | | 5.6 | | 7.0 | | 9.8 | | ns |
| t _A Flip-Flop Clock Input Period | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 | | ns |
| f _{MAX} Flip-Flop (Latch) Clock Frequency (FO = 128) | | 109 | | 101 | | 92 | | 80 | | 48 | MHz |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{I NYH} Pad-to-Y HIGH | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{I NYL} Pad-to-Y LOW | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.9 | ns |

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|----------|------|----------|------|----------|------|-----------|-------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PWL} Minimum Pulse Width LOW | FO = 32 | 5.3 | 5.9 | 6.7 | 7.8 | 11.0 | ns | | | | |
| | FO = 384 | 6.2 | 6.9 | 7.9 | 9.2 | 12.9 | ns | | | | |
| t _{CKSW} Maximum Skew | FO = 32 | | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | ns | | | |
| | FO = 384 | | 2.2 | 2.4 | 2.7 | 3.2 | 4.5 | ns | | | |
| t _{SUEXT} Input Latch External Set-Up | FO = 32 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| | FO = 384 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| t _{HEXT} Input Latch External Hold | FO = 32 | 3.9 | 4.3 | 4.9 | 5.7 | 8.0 | ns | | | | |
| | FO = 384 | 4.5 | 4.9 | 5.6 | 6.6 | 9.2 | ns | | | | |
| t _P Minimum Period | FO = 32 | 7.0 | 7.8 | 8.4 | 9.7 | 16.2 | ns | | | | |
| | FO = 384 | 7.7 | 8.6 | 9.3 | 10.7 | 17.8 | ns | | | | |
| f _{MAX} Maximum Frequency | FO = 32 | | 142 | 129 | 119 | 103 | 62 | MHz | | | |
| | FO = 384 | | 129 | 117 | 108 | 94 | 56 | MHz | | | |
| TTL Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 3.5 | 3.9 | 4.4 | 5.2 | 7.3 | ns | | | |
| t _{DHL} Data-to-Pad LOW | | | 4.1 | 4.6 | 5.2 | 6.1 | 8.6 | ns | | | |
| t _{ENZH} Enable Pad Z to HIGH | | | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | |
| t _{ENZL} Enable Pad Z to LOW | | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | |
| t _{ENHZ} Enable Pad HIGH to Z | | | 7.6 | 8.4 | 9.5 | 11.2 | 15.7 | ns | | | |
| t _{ENLZ} Enable Pad LOW to Z | | | 7.0 | 7.8 | 8.8 | 10.4 | 14.5 | ns | | | |
| t _{GLH} G-to-Pad HIGH | | | 4.8 | 5.3 | 6.0 | 7.2 | 10.0 | ns | | | |
| t _{GHL} G-to-Pad LOW | | | 4.8 | 5.3 | 6.0 | 7.2 | 10.0 | ns | | | |
| t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 8.0 | 8.9 | 10.1 | 11.9 | 16.7 | ns | | | |
| t _{ACO} Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 11.3 | 12.5 | 14.2 | 16.7 | 23.3 | ns | | | |
| d _{TLH} Capacitive Loading, LOW to HIGH | | | 0.04 | 0.04 | 0.05 | 0.06 | 0.08 | ns/pF | | | |
| d _{THL} Capacitive Loading, HIGH to LOW | | | 0.05 | 0.05 | 0.06 | 0.07 | 0.10 | ns/pF | | | |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 4.5 | 5.0 | 5.6 | 6.6 | 9.3 | ns | | | |
| t _{DHL} Data-to-Pad LOW | | | 3.4 | 3.8 | 4.3 | 5.1 | 7.1 | ns | | | |
| t _{ENZH} Enable Pad Z to HIGH | | | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | |
| t _{ENZL} Enable Pad Z to LOW | | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | |
| t _{ENHZ} Enable Pad HIGH to Z | | | 7.6 | 8.4 | 9.5 | 11.2 | 15.7 | ns | | | |
| t _{ENLZ} Enable Pad LOW to Z | | | 7.0 | 7.8 | 8.8 | 10.4 | 14.5 | ns | | | |
| t _{GLH} G-to-Pad HIGH | | | 7.1 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | |
| t _{GHL} G-to-Pad LOW | | | 7.1 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | |
| t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 8.0 | 8.9 | 10.1 | 11.9 | 16.7 | ns | | | |

4 Package Pin Assignments

The following figures and tables give the details of the package pin assignments.

Figure 38 • PL44




Table 47 • PL44

| PL44 | | |
|------------|------------------|------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 1 | I/O | I/O |
| 2 | I/O | I/O |
| 3 | VCC | VCC |
| 4 | I/O | I/O |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | I/O | I/O |
| 8 | I/O | I/O |
| 9 | I/O | I/O |
| 10 | GND | GND |
| 11 | I/O | I/O |
| 12 | I/O | I/O |
| 13 | I/O | I/O |
| 14 | VCC | VCC |
| 15 | I/O | I/O |
| 16 | VCC | VCC |
| 17 | I/O | I/O |
| 18 | I/O | I/O |
| 19 | I/O | I/O |
| 20 | I/O | I/O |

Table 50 • PQ 100


| PQ100 | Pin Number | A40MX02 Function | A40MX04 Function | A42MX09 Function | A42MX16 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| 56 | VCC | VCC | I/O | I/O | |
| 57 | I/O | I/O | GND | GND | |
| 58 | I/O | I/O | I/O | I/O | |
| 59 | I/O | I/O | I/O | I/O | |
| 60 | I/O | I/O | I/O | I/O | |
| 61 | I/O | I/O | I/O | I/O | |
| 62 | I/O | I/O | I/O | I/O | |
| 63 | GND | GND | I/O | I/O | |
| 64 | I/O | I/O | LP | LP | |
| 65 | I/O | I/O | VCCA | VCCA | |
| 66 | I/O | I/O | VCCI | VCCI | |
| 67 | I/O | I/O | VCCA | VCCA | |
| 68 | I/O | I/O | I/O | I/O | |
| 69 | VCC | VCC | I/O | I/O | |
| 70 | I/O | I/O | I/O | I/O | |
| 71 | I/O | I/O | I/O | I/O | |
| 72 | I/O | I/O | GND | GND | |
| 73 | I/O | I/O | I/O | I/O | |
| 74 | I/O | I/O | I/O | I/O | |
| 75 | I/O | I/O | I/O | I/O | |
| 76 | I/O | I/O | I/O | I/O | |
| 77 | NC | NC | I/O | I/O | |
| 78 | NC | NC | I/O | I/O | |
| 79 | NC | NC | SDI, I/O | SDI, I/O | |
| 80 | NC | I/O | I/O | I/O | |
| 81 | NC | I/O | I/O | I/O | |
| 82 | NC | I/O | I/O | I/O | |
| 83 | I/O | I/O | I/O | I/O | |
| 84 | I/O | I/O | GND | GND | |
| 85 | I/O | I/O | I/O | I/O | |
| 86 | GND | GND | I/O | I/O | |
| 87 | GND | GND | PRA, I/O | PRA, I/O | |
| 88 | I/O | I/O | I/O | I/O | |
| 89 | I/O | I/O | CLKA, I/O | CLKA, I/O | |
| 90 | CLK, I/O | CLK, I/O | VCCA | VCCA | |
| 91 | I/O | I/O | I/O | I/O | |
| 92 | MODE | MODE | CLKB, I/O | CLKB, I/O | |

Table 52 • PQ160

| PQ160 | Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| | 95 | I/O | I/O | I/O |
| | 96 | I/O | I/O | WD, I/O |
| | 97 | I/O | I/O | I/O |
| | 98 | VCCA | VCCA | VCCA |
| | 99 | GND | GND | GND |
| | 100 | NC | I/O | I/O |
| | 101 | I/O | I/O | I/O |
| | 102 | I/O | I/O | I/O |
| | 103 | NC | I/O | I/O |
| | 104 | I/O | I/O | I/O |
| | 105 | I/O | I/O | I/O |
| | 106 | I/O | I/O | WD, I/O |
| | 107 | I/O | I/O | WD, I/O |
| | 108 | I/O | I/O | I/O |
| | 109 | GND | GND | GND |
| | 110 | NC | I/O | I/O |
| | 111 | I/O | I/O | WD, I/O |
| | 112 | I/O | I/O | WD, I/O |
| | 113 | I/O | I/O | I/O |
| | 114 | NC | VCCI | VCCI |
| | 115 | I/O | I/O | WD, I/O |
| | 116 | NC | I/O | WD, I/O |
| | 117 | I/O | I/O | I/O |
| | 118 | I/O | I/O | TDI, I/O |
| | 119 | I/O | I/O | TMS, I/O |
| | 120 | GND | GND | GND |
| | 121 | I/O | I/O | I/O |
| | 122 | I/O | I/O | I/O |
| | 123 | I/O | I/O | I/O |
| | 124 | NC | I/O | I/O |
| | 125 | GND | GND | GND |
| | 126 | I/O | I/O | I/O |
| | 127 | I/O | I/O | I/O |
| | 128 | I/O | I/O | I/O |
| | 129 | NC | I/O | I/O |
| | 130 | GND | GND | GND |
| | 131 | I/O | I/O | I/O |

Table 53 • PQ208

| PQ208 | | | |
|-------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 206 | I/O | I/O | I/O |
| 207 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 208 | I/O | I/O | I/O |

Figure 45 • PQ240

Note: This figure shows the 240-Pin PQFP Package top view.

Table 54 • PQ240

| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 1 | I/O |
| 2 | DCLK, I/O |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | WD, I/O |
| 7 | WD, I/O |
| 8 | VCCI |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |

Table 54 • PQ240


| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 89 | VCCI |
| 90 | VCCA |
| 91 | LP |
| 92 | TCK, I/O |
| 93 | I/O |
| 94 | GND |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | I/O |
| 99 | I/O |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | I/O |
| 107 | I/O |
| 108 | VCCI |
| 109 | I/O |
| 110 | I/O |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | VCCA |
| 119 | GND |
| 120 | GND |
| 121 | GND |
| 122 | I/O |
| 123 | SDO, TDO, I/O |
| 124 | I/O |
| 125 | WD, I/O |

Table 55 • VQ80

| VQ80 | | |
|-------------------|-------------------------|-------------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 49 | I/O | I/O |
| 50 | CLK, I/O | CLK, I/O |
| 51 | I/O | I/O |
| 52 | MODE | MODE |
| 53 | VCC | VCC |
| 54 | NC | I/O |
| 55 | NC | I/O |
| 56 | NC | I/O |
| 57 | SDI, I/O | SDI, I/O |
| 58 | DCLK, I/O | DCLK, I/O |
| 59 | PRA, I/O | PRA, I/O |
| 60 | NC | NC |
| 61 | PRB, I/O | PRB, I/O |
| 62 | I/O | I/O |
| 63 | I/O | I/O |
| 64 | I/O | I/O |
| 65 | I/O | I/O |
| 66 | I/O | I/O |
| 67 | I/O | I/O |
| 68 | GND | GND |
| 69 | I/O | I/O |
| 70 | I/O | I/O |
| 71 | I/O | I/O |
| 72 | I/O | I/O |
| 73 | I/O | I/O |
| 74 | VCC | VCC |
| 75 | I/O | I/O |
| 76 | I/O | I/O |
| 77 | I/O | I/O |
| 78 | I/O | I/O |
| 79 | I/O | I/O |
| 80 | I/O | I/O |

Table 57 • TQ176

| TQ176 | Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| | 121 | NC | NC | I/O |
| | 122 | I/O | I/O | I/O |
| | 123 | I/O | I/O | I/O |
| | 124 | NC | I/O | I/O |
| | 125 | NC | I/O | I/O |
| | 126 | NC | NC | I/O |
| | 127 | I/O | I/O | I/O |
| | 128 | I/O | I/O | I/O |
| | 129 | I/O | I/O | I/O |
| | 130 | I/O | I/O | I/O |
| | 131 | I/O | I/O | I/O |
| | 132 | I/O | I/O | I/O |
| | 133 | GND | GND | GND |
| | 134 | I/O | I/O | I/O |
| | 135 | SDI, I/O | SDI, I/O | SDI, I/O |
| | 136 | NC | I/O | I/O |
| | 137 | I/O | I/O | WD, I/O |
| | 138 | I/O | I/O | WD, I/O |
| | 139 | I/O | I/O | I/O |
| | 140 | NC | VCCI | VCCI |
| | 141 | I/O | I/O | I/O |
| | 142 | I/O | I/O | I/O |
| | 143 | NC | I/O | I/O |
| | 144 | NC | I/O | WD, I/O |
| | 145 | NC | NC | WD, I/O |
| | 146 | I/O | I/O | I/O |
| | 147 | NC | I/O | I/O |
| | 148 | I/O | I/O | I/O |
| | 149 | I/O | I/O | I/O |
| | 150 | I/O | I/O | WD, I/O |
| | 151 | NC | I/O | WD, I/O |
| | 152 | PRA, I/O | PRA, I/O | PRA, I/O |
| | 153 | I/O | I/O | I/O |
| | 154 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| | 155 | VCCA | VCCA | VCCA |
| | 156 | GND | GND | GND |
| | 157 | I/O | I/O | I/O |

Figure 50 • CQ256**Table 59 • CQ256**

| CQ256 | |
|------------|------------------|
| Pin Number | A42MX36 Function |
| 1 | NC |
| 2 | GND |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | GND |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | I/O |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 207 | I/O |
| 208 | I/O |
| 209 | QCLKC, I/O |
| 210 | I/O |
| 211 | WD, I/O |
| 212 | WD, I/O |
| 213 | I/O |
| 214 | I/O |
| 215 | WD, I/O |
| 216 | WD, I/O |
| 217 | I/O |
| 218 | PRB, I/O |
| 219 | I/O |
| 220 | CLKB, I/O |
| 221 | I/O |
| 222 | GND |
| 223 | GND |
| 224 | VCCA |
| 225 | VCCI |
| 226 | I/O |
| 227 | CLKA, I/O |
| 228 | I/O |
| 229 | PRA, I/O |
| 230 | I/O |
| 231 | I/O |
| 232 | WD, I/O |
| 233 | WD, I/O |
| 234 | I/O |
| 235 | I/O |
| 236 | I/O |
| 237 | I/O |
| 238 | I/O |
| 239 | I/O |
| 240 | QCLKD, I/O |
| 241 | I/O |
| 242 | WD, I/O |
| 243 | GND |

Table 61 • PG132

| PG132 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| G12 | VSV |
| F13 | I/O |
| F12 | I/O |
| F11 | I/O |
| F10 | I/O |
| E13 | I/O |
| D13 | I/O |
| D12 | I/O |
| C13 | I/O |
| B13 | I/O |
| D11 | I/O |
| C12 | I/O |
| A13 | I/O |
| C11 | I/O |
| B12 | SDI |
| B11 | I/O |
| C10 | I/O |
| A12 | I/O |
| A11 | I/O |
| B10 | I/O |
| D8 | I/O |
| A10 | I/O |
| C8 | I/O |
| A9 | I/O |
| B8 | PRBA |
| A8 | I/O |
| B7 | CLKA |
| A7 | I/O |
| B6 | CLKB |
| A6 | I/O |
| C6 | PRBB |
| A5 | I/O |
| D6 | I/O |
| A4 | I/O |
| B4 | I/O |
| A3 | I/O |
| C4 | I/O |

Table 62 • CQ172

| | |
|----|------|
| 60 | I/O |
| 61 | I/O |
| 62 | I/O |
| 63 | I/O |
| 64 | I/O |
| 65 | GND |
| 66 | VCC |
| 67 | I/O |
| 68 | I/O |
| 69 | I/O |
| 70 | I/O |
| 71 | I/O |
| 72 | I/O |
| 73 | I/O |
| 74 | I/O |
| 75 | GND |
| 76 | I/O |
| 77 | I/O |
| 78 | I/O |
| 79 | I/O |
| 80 | VCCI |
| 81 | I/O |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | SDO |
| 86 | I/O |
| 87 | I/O |
| 88 | I/O |
| 89 | I/O |
| 90 | I/O |
| 91 | I/O |
| 92 | I/O |
| 93 | I/O |
| 94 | I/O |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | GND |