



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,


#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	101
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-pq160a">https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-pq160a</a>


**Table 1 • Product profile**

<b>Device</b>	<b>A40MX02</b>	<b>A40MX04</b>	<b>A42MX09</b>	<b>A42MX16</b>	<b>A42MX24</b>	<b>A42MX36</b>
<b>Maximum Flip-Flops</b>	147	273	516	928	1,410	1,822
<b>Clocks</b>	1	1	2	2	2	6
<b>User I/O (maximum)</b>	57	69	104	140	176	202
<b>PCI</b>	–	–	–	–	Yes	Yes
<b>Boundary Scan Test (BST)</b>	–	–	–	–	Yes	Yes
Packages (by pin count)						
PLCC	44, 68	44, 68, 84	84	84	84	–
PQFP	100	100	100, 144, 160	100, 160, 208	160, 208	208, 240
VQFP	80	80	100	100	–	–
TQFP	–	–	176	176	176	–
CQFP	–	–	–	172	–	208, 256
PBGA	–	–	–	–	–	272
CPGA	–	–	132	–	–	–

**Figure 5 • A42MX24 and A42MX36 D-Module Implementation**



**Figure 6 • A42MX36 Dual-Port SRAM Block**



### 3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

### 3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

### **3.2.3.2 Vertical Routing**

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.

- VCCA = Power supply in volts (V)
- F = Switching frequency in megahertz (MHz)

### 3.4.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICCactive at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

### 3.4.5 C<sub>EQ</sub> Values for Microsemi MX FPGAs

Modules (C<sub>EQM</sub>)3.5

Input Buffers (C<sub>EQI</sub>)6.9

Output Buffers (C<sub>EQO</sub>)18.2

Routed Array Clock Buffer Loads (C<sub>EQCR</sub>)1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\text{Power} = \text{VCCA}^2 * [(m * C_{EQM} * f_m)_{\text{modules}} + (n * C_{EQI} * f_n)_{\text{inputs}} + (p * (C_{EQO} + C_L) * f_p)_{\text{outputs}} + \\ 0.5 * (q_1 * C_{EQCR} * f_{q1})_{\text{routed\_Clk1}} + (r_1 * f_{q1})_{\text{routed\_Clk1}} + \\ 0.5 * (q_2 * C_{EQCR} * f_{q2})_{\text{routed\_Clk2}} + (r_2 * f_{q2})_{\text{routed\_Clk2}}(2)]$$

**EQ 3**

where:

m = Number of logic modules switching at frequency f<sub>m</sub>

n = Number of input buffers switching at frequency f<sub>n</sub>

p = Number of output buffers switching at frequency f<sub>p</sub>

q<sub>1</sub> = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

C<sub>EQM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EQO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>L</sub> = Output load capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

f<sub>p</sub> = Average output buffer switching rate in MHz

f<sub>q1</sub> = Average first routed array clock rate in MHz

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at [www.microsemi.com/soc/products/software/libero/default.aspx](http://www.microsemi.com/soc/products/software/libero/default.aspx) for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

### 3.6.1 Application Notes

- AC278: *BSDL Files Format Description*
- AC225: *Programming Antifuse Devices*
- AC168: *Implementation of Security in Microsemi Antifuse FPGAs*

### 3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

### 3.6.3 Miscellaneous

*Libero IDE Flow Diagram*

## 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

**Table 12 • Absolute Maximum Ratings for 40MX Devices\***

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC+0.5	V
VO	Output Voltage	-0.5 to VCC+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 13 • Absolute Maximum Ratings for 42MX Devices\***

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

### 3.8.1 3.3 V LVTTL Electrical Specifications

**Table 19 • 3.3V LVTTL Electrical Specifications**

<b>Symbol</b>	<b>Parameter</b>	<b>Commercial</b>		<b>Commercial -F</b>		<b>Industrial</b>		<b>Military</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
VOH <sup>1</sup>	IOH = -4 mA	2.15		2.15		2.4		2.4		V
VOL <sup>1</sup>	IOL = 6 mA		0.4		0.4		0.48		0.48	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX)		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL			-10		-10		-10		-10	µA
IIH			-10		-10		-10		-10	µA
Input Transition Time, T <sub>R</sub> and T <sub>F</sub>			500		500		500		500	ns
C <sub>IO</sub> I/O Capacitance			10		10		10		10	pF
Standby Current, ICC <sup>2</sup>	A40MX02, A40MX04	3		25		10		25		mA
	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	15		25		25		25		mA
Low-Power Mode Standby Current	42MX devices only	0.5		ICC - 5.0		ICC - 5.0		ICC - 5.0		mA
IIO, I/O source sink current	Can be derived from the <i>IB/S model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> )									

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

### 3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

**Table 20 • Absolute Maximum Ratings\***

<b>Symbol</b>	<b>Parameter</b>	<b>Limits</b>	<b>Units</b>
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCA + 0.5	V
VO	Output Voltage	-0.5 to VCCI + 0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>1</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5 ns
t <sub>DHL</sub>	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6 ns
d <sub>TLH</sub>	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07 ns/pF
d <sub>THL</sub>	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04 ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Propagation Delays</b>											
t <sub>PD1</sub>	Single Module		1.7		2.0		2.3		2.7		3.7 ns
t <sub>PD2</sub>	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0 ns
t <sub>CO</sub>	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t <sub>GO</sub>	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7 ns
<b>Logic Module Predicted Routing Delays<sup>1</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2 ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t <sub>RD4</sub>	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9 ns
t <sub>RD8</sub>	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2 ns
<b>Logic Module Sequential Timing<sup>2</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up		4.3		5.0		5.6		6.6		9.2 ns
t <sub>HD</sub> <sup>3</sup>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2	
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>TTL Output Module Timing<sup>5</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH	2.5	2.7	3.1	3.6	5.1	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.6	2.9	3.3	3.9	5.5	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	2.9	3.2	3.7	4.3	6.1	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	4.9	5.4	6.2	7.3	10.2	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.3	5.9	6.7	7.9	11.1	ns				
t <sub>GLH</sub>	G-to-Pad HIGH	2.6	2.9	3.3	3.8	5.3	ns				
t <sub>GHL</sub>	G-to-Pad LOW	2.6	2.9	3.3	3.8	5.3	ns				
t <sub>LSU</sub>	I/O Latch Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t <sub>LH</sub>	I/O Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.2	5.8	6.6	7.7	10.8	ns				
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	7.4	8.2	9.3	10.9	15.3	ns				
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d <sub>THL</sub>	Capacity Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
<b>Input Module Propagation Delays</b>											
t <sub>INYH</sub>	Pad-to-Y HIGH			1.5	1.6	1.8		2.17		3.0	ns
t <sub>INYL</sub>	Pad-to-Y LOW			1.2	1.3	1.4		1.7		2.4	ns
t <sub>INGH</sub>	G to Y HIGH			1.8	2.0	2.3		2.7		3.7	ns
t <sub>INGL</sub>	G to Y LOW			1.8	2.0	2.3		2.7		3.7	ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay			2.8	3.2	3.6		4.2		5.9	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			3.2	3.5	4.0		4.7		6.6	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			3.5	3.9	4.4		5.2		7.3	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			3.9	4.3	4.9		5.7		8.0	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			5.2	5.8	6.6		7.7		10.8	ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32		4.1	4.5	5.1		6.0		8.4	ns
		FO = 256		4.5	5.0	5.6		6.7		9.3	ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32		5.0	5.5	6.2		7.3		10.2	ns
		FO = 256		5.4	6.0	6.8		8.0		11.2	ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	1.7	1.9	2.1	2.5		3.5		ns	
		FO = 256	1.9	2.1	2.3	2.7		3.8		ns	
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	1.7	1.9	2.1	2.5		3.5		ns	
		FO = 256	1.9	2.1	2.3	2.7		3.8		ns	
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.4	0.5	0.5		0.6		0.9	ns
		FO = 256		0.4	0.5	0.5		0.6		0.9	ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0		0.0		0.0	ns
		FO = 256	0.0	0.0	0.0	0.0		0.0		0.0	ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	3.3	3.7	4.2	4.9		6.9		ns	
		FO = 256	3.7	4.1	4.6	5.5		7.6		ns	
t <sub>P</sub>	Minimum Period	FO = 32	5.6	6.2	6.7	7.8		12.9		ns	
		FO = 256	6.1	6.8	7.4	8.5		14.2		ns	
f <sub>MAX</sub>	Maximum Frequency	FO = 32	177	161	148	129		77		MHz	
		FO = 256	161	146	135	117		70		MHz	

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std Speed</b>	<b>-F Speed</b>			
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>
<b>TTL Output Module Timing<sup>5</sup></b>									
t <sub>DLH</sub>	Data-to-Pad HIGH	3.4	3.8	4.3	5.1	7.1	ns		
t <sub>DHL</sub>	Data-to-Pad LOW	4.0	4.5	5.1	6.1	8.3	ns		
t <sub>ENZH</sub>	Enable Pad Z to HIGH	3.7	4.1	4.6	5.5	7.6	ns		
t <sub>ENZL</sub>	Enable Pad Z to LOW	4.1	4.5	5.1	6.1	8.5	ns		
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	6.9	7.6	8.6	10.2	14.2	ns		
t <sub>ENLZ</sub>	Enable Pad LOW to Z	7.5	8.3	9.4	11.1	15.5	ns		
t <sub>GLH</sub>	G-to-Pad HIGH	5.8	6.5	7.3	8.6	12.0	ns		
t <sub>GHL</sub>	G-to-Pad LOW	5.8	6.5	7.3	8.6	12.0	ns		
t <sub>LSU</sub>	I/O Latch Set-Up	0.7	0.8	0.9	1.0	1.4	ns		
t <sub>LH</sub>	I/O Latch Hold	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.7	9.7	10.9	12.9	18.0	ns		
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	12.2	13.5	15.4	18.1	25.3	ns		
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH	0.00	0.00	0.00	0.10	0.01	ns/pF		
d <sub>THL</sub>	Capacity Loading, HIGH to LOW	0.09	0.10	0.10	0.10	0.10	ns/pF		

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
$t_{PWL}$	Minimum Pulse Width LOW	FO = 32	3.2	3.5	4.0	4.7	6.6	ns				
		FO = 384	3.7	4.1	4.6	5.4	7.6	ns				
$t_{CKSW}$	Maximum Skew	FO = 32		0.3	0.4	0.4	0.5	0.5	0.7	ns		
		FO = 384		0.3	0.4	0.4	0.5	0.5	0.7	ns		
$t_{SUEXT}$	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 384	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns		
$t_{HEXT}$	Input Latch External Hold	FO = 32	2.8	3.1	5.5	4.1	5.7	ns				
		FO = 384	3.2	3.5	4.0	4.7	6.6	ns				
$t_P$	Minimum Period	FO = 32	4.2	4.67	5.1	5.8	9.7	ns				
		FO = 384	4.6	5.1	5.6	6.4	10.7	ns				
$f_{MAX}$	Maximum Frequency	FO = 32		237	215	198	172	103	MHz			
		FO = 384		215	195	179	156	94	MHz			

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH	3.2	3.6	4.0	4.7	6.6	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	2.5	2.7	3.1	3.6	5.1	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns				
t <sub>GLH</sub>	G-to-Pad HIGH	5.1	5.6	6.4	7.5	10.5	ns				
t <sub>GHL</sub>	G-to-Pad LOW	5.1	5.6	6.4	7.5	10.5	ns				
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns				
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns				
d <sub>T LH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Propagation Delays<sup>1</sup></b>											
t <sub>PD1</sub>	Single Module	1.9	2.1	2.4	2.8	4.0	ns				
t <sub>CO</sub>	Sequential Clock-to-Q	2.0	2.2	2.5	3.0	4.2	ns				
t <sub>GO</sub>	Latch G-to-Q	1.9	2.1	2.4	2.8	4.0	ns				
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	2.2	2.4	2.8	3.3	4.6	ns				
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.1	1.2	1.4	1.6	2.3	ns				
t <sub>RD2</sub>	FO = 2 Routing Delay	1.5	1.6	1.8	2.1	3.0	ns				
t <sub>RD3</sub>	FO = 3 Routing Delay	1.8	2.0	2.3	2.7	3.8	ns				
t <sub>RD4</sub>	FO = 4 Routing Delay	2.2	2.4	2.7	3.2	4.5	ns				
t <sub>RD8</sub>	FO = 8 Routing Delay	3.6	4.0	4.5	5.3	7.5	ns				

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions,  $V_{CCA} = 4.75$  V,  $T_J = 70^\circ\text{C}$ )**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
$t_{IRD1}$	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		3.8 ns
$t_{IRD2}$	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3 ns
$t_{IRD3}$	FO = 3 Routing Delay		2.3		2.5		2.9		3.4		4.8 ns
$t_{IRD4}$	FO = 4 Routing Delay		2.5		2.8		3.2		3.7		5.2 ns
$t_{IRD8}$	FO = 8 Routing Delay		3.4		3.8		4.3		5.1		7.1 ns
<b>Global Clock Network</b>											
$t_{CKH}$	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4 ns
		FO = 486	2.9		3.2		3.6		4.3		5.9 ns
$t_{CKL}$	Input HIGH to LOW	FO = 32	3.7		4.1		4.6		5.4		7.6 ns
		FO = 486	4.3		4.7		5.4		6.3		8.8 ns
$t_{PWH}$	Minimum Pulse Width HIGH	FO = 32	2.2		2.4		2.7		3.2		4.5 ns
		FO = 486	2.4		2.6		3.0		3.5		4.9 ns
$t_{PWL}$	Minimum Pulse Width LOW	FO = 32	2.2		2.4		2.7		3.2		4.5 ns
		FO = 486	2.4		2.6		3.0		3.5		4.9 ns
$t_{CKSW}$	Maximum Skew	FO = 32	0.5		0.6		0.7		0.8		1.1 ns
		FO = 486	0.5		0.6		0.7		0.8		1.1 ns
$t_{SUEXT}$	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		ns
		FO = 486	0.0		0.0		0.0		0.0		ns
$t_{HEXT}$	Input Latch External Hold	FO = 32	2.8		3.1		3.5		4.1		5.7 ns
		FO = 486	3.3		3.7		4.2		4.9		6.9 ns
$t_P$	Minimum Period ( $1/f_{MAX}$ )	FO = 32	4.7		5.2		5.7		6.5		10.9 ns
		FO = 486	5.1		5.7		6.2		7.1		11.9 ns

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Asynchronous SRAM Operations</b>											
t <sub>RPD</sub>	Asynchronous Access Time		8.1		9.0		10.2		12.0		16.8 ns
t <sub>RDADV</sub>	Read Address Valid		8.8		9.8		11.1		13.0		18.2 ns
t <sub>ADSU</sub>	Address/Data Set-Up Time		1.6		1.8		2.0		2.4		3.4 ns
t <sub>ADH</sub>	Address/Data Hold Time		0.0		0.0		0.0		0.0		0.0 ns
t <sub>RENSUA</sub>	Read Enable Set-Up to Address Valid		0.6		0.7		0.8		0.9		1.3 ns
t <sub>RENHA</sub>	Read Enable Hold		3.4		3.8		4.3		5.0		7.0 ns
t <sub>WENSU</sub>	Write Enable Set-Up		2.7		3.0		3.4		4.0		5.6 ns
t <sub>WENH</sub>	Write Enable Hold		0.0		0.0		0.0		0.0		0.0 ns
t <sub>DOH</sub>	Data Out Hold Time		1.2		1.3		1.5		1.8		2.5 ns
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y		1.0		1.1		1.3		1.5		2.1 ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t <sub>INH</sub>	Input Latch Hold		0.0		0.0		0.0		0.0		0.0 ns
t <sub>INSU</sub>	Input Latch Set-Up		0.5		0.5		0.6		0.7		1.0 ns
t <sub>ILA</sub>	Latch Active Pulse Width		4.7		5.2		5.9		6.9		9.7 ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.0		2.2		2.5		2.9		4.1 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.3		2.6		2.9		3.4		4.8 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		2.6		2.9		3.3		3.9		5.5 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		3.0		3.3		3.8		4.4		6.2 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		4.3		4.8		5.5		6.4		9.0 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	2.7		3.0		3.4		4.0		5.6 ns
		FO = 635	3.0		3.3		3.8		4.4		6.2 ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 635	4.9		5.4		6.1		7.2		10.1 ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.8		0.8		0.9		1.0		1.4 ns
		FO = 635	0.8		0.8		0.9		1.0		1.4 ns

**Figure 39 • PL68****Table 48 • PL68**

<b>PL68</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
1	I/O	I/O
2	I/O	I/O
3	I/O	I/O
4	VCC	VCC
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	GND	GND
15	GND	GND
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O
21	VCC	VCC
22	I/O	I/O
23	I/O	I/O

**Table 49 • PL84**

<b>PL84</b>	<b>Pin Number</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
47	I/O	I/O	I/O	I/O	WD, I/O
48	I/O	I/O	I/O	I/O	I/O
49	I/O	GND	GND	GND	GND
50	I/O	I/O	I/O	I/O	WD, I/O
51	I/O	I/O	I/O	I/O	WD, I/O
52	I/O	SDO, I/O	SDO, I/O	SDO, TDO, I/O	
53	I/O	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O	I/O
60	GND	I/O	I/O	I/O	I/O
61	GND	I/O	I/O	I/O	I/O
62	I/O	I/O	I/O	I/O	TCK, I/O
63	I/O	LP	LP	LP	LP
64	CLK, I/O	VCCA	VCCA	VCCA	VCCA
65	I/O	VCCI	VCCI	VCCI	VCCI
66	MODE	I/O	I/O	I/O	I/O
67	VCC	I/O	I/O	I/O	I/O
68	VCC	I/O	I/O	I/O	I/O
69	I/O	I/O	I/O	I/O	I/O
70	I/O	GND	GND	GND	GND
71	I/O	I/O	I/O	I/O	I/O
72	SDI, I/O	I/O	I/O	I/O	I/O
73	DCLK, I/O	I/O	I/O	I/O	I/O
74	PRA, I/O	I/O	I/O	I/O	I/O
75	PRB, I/O	I/O	I/O	I/O	I/O
76	I/O	SDI, I/O	SDI, I/O	SDI, I/O	SDI, I/O
77	I/O	I/O	I/O	I/O	I/O
78	I/O	I/O	I/O	I/O	WD, I/O
79	I/O	I/O	I/O	I/O	WD, I/O
80	I/O	I/O	I/O	I/O	WD, I/O
81	I/O	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O
82	GND	I/O	I/O	I/O	I/O
83	I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O

**Figure 43 • PQ160****Table 52 • PQ160**

<b>PQ160</b>			
<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
1	I/O	I/O	I/O
2	DCLK, I/O	DCLK, I/O	DCLK, I/O
3	NC	I/O	I/O
4	I/O	I/O	WD, I/O
5	I/O	I/O	WD, I/O
6	NC	VCCI	VCCI
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	NC	I/O	I/O
11	GND	GND	GND
12	NC	I/O	I/O
13	I/O	I/O	WD, I/O
14	I/O	I/O	WD, I/O
15	I/O	I/O	I/O
16	PRB, I/O	PRB, I/O	PRB, I/O
17	I/O	I/O	I/O
18	CLKB, I/O	CLKB, I/O	CLKB, I/O
19	I/O	I/O	I/O
20	VCCA	VCCA	VCCA

**Table 52 • PQ160**

<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	58	VCCI	VCCI	VCCI
	59	GND	GND	GND
	60	VCCA	VCCA	VCCA
	61	LP	LP	LP
	62	I/O	I/O	TCK, I/O
	63	I/O	I/O	I/O
	64	GND	GND	GND
	65	I/O	I/O	I/O
	66	I/O	I/O	I/O
	67	I/O	I/O	I/O
	68	I/O	I/O	I/O
	69	GND	GND	GND
	70	NC	I/O	I/O
	71	I/O	I/O	I/O
	72	I/O	I/O	I/O
	73	I/O	I/O	I/O
	74	I/O	I/O	I/O
	75	NC	I/O	I/O
	76	I/O	I/O	I/O
	77	NC	I/O	I/O
	78	I/O	I/O	I/O
	79	NC	I/O	I/O
	80	GND	GND	GND
	81	I/O	I/O	I/O
	82	SDO, I/O	SDO, I/O	SDO, TDO, I/O
	83	I/O	I/O	WD, I/O
	84	I/O	I/O	WD, I/O
	85	I/O	I/O	I/O
	86	NC	VCCI	VCCI
	87	I/O	I/O	I/O
	88	I/O	I/O	WD, I/O
	89	GND	GND	GND
	90	NC	I/O	I/O
	91	I/O	I/O	I/O
	92	I/O	I/O	I/O
	93	I/O	I/O	I/O
	94	I/O	I/O	I/O

**Table 54 • PQ240**

<b>PQ240</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
163	WD, I/O
164	WD, I/O
165	I/O
166	QCLKA, I/O
167	I/O
168	I/O
169	I/O
170	I/O
171	I/O
172	VCCI
173	I/O
174	WD, I/O
175	WD, I/O
176	I/O
177	I/O
178	TDI, I/O
179	TMS, I/O
180	GND
181	VCCA
182	GND
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	I/O
189	I/O
190	I/O
191	I/O
192	VCCI
193	I/O
194	I/O
195	I/O
196	I/O
197	I/O
198	I/O
199	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
133	I/O
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	GND
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	I/O
153	I/O
154	I/O
155	VCCA
156	I/O
157	I/O
158	VCCA
159	VCCI
160	GND
161	I/O
162	I/O
163	I/O
164	I/O
165	GND
166	I/O
167	I/O
168	I/O
169	I/O

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
M10	GND
M11	GND
M12	GND
M17	I/O
M18	I/O
M19	I/O
M20	I/O
N1	I/O
N2	I/O
N3	I/O
N4	VCCI
N17	VCCI
N18	I/O
N19	I/O
N20	I/O
P1	I/O
P2	I/O
P3	I/O
P4	VCCA
P17	I/O
P18	I/O
P19	I/O
P20	I/O
R1	I/O
R2	I/O
R3	I/O
R4	VCCI
R17	VCCI
R18	I/O
R19	I/O
R20	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T17	VCCA
T18	I/O