



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 101 |
| Number of Gates | 14000 |
| Voltage - Supply | 3V ~ 3.6V, 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 160-BQFP |
| Supplier Device Package | 160-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-pq160m |

| | | |
|-----------|-------------|-----|
| Figure 51 | BG272 | 145 |
| Figure 52 | PG132 | 153 |
| Figure 53 | CQ172 | 158 |

2 40MX and 42MX FPGA Families

2.1 Features

The following sections list out various features of the 40MX and 42MX FPGA family devices.

2.1.1 High Capacity

- Single-Chip ASIC Alternative
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins

2.1.2 High Performance

- 5.6 ns Clock-to-Out
- 250 MHz Performance
- 5 ns Dual-Port SRAM Access
- 100 MHz FIFOs
- 7.5 ns 35-Bit Address Decode

2.1.3 HiRel Features

- Commercial, Industrial, Automotive, and Military Temperature Plastic Packages
- Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages
- QML Certification
- Ceramic Devices Available to DSCC SMD

2.1.4 Ease of Integration

- Mixed-Voltage Operation (5.0 V or 3.3 V for core and I/Os), with PCI-Compliant I/Os
- Up to 100% Resource Utilization and 100% Pin Locking
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

2.2 Product Profile

The following table gives the features of the products.

Table 1 • Product profile

| Device | A40MX02 | A40MX04 | A42MX09 | A42MX16 | A42MX24 | A42MX36 |
|--|---------|---------|---------|---------|---------|---------|
| Capacity | | | | | | |
| System Gates | 3,000 | 6,000 | 14,000 | 24,000 | 36,000 | 54,000 |
| SRAM Bits | — | — | — | — | — | 2,560 |
| Logic Modules | | | | | | |
| Sequential | — | — | 348 | 624 | 954 | 1,230 |
| Combinatorial | 295 | 547 | 336 | 608 | 912 | 1,184 |
| Decode | — | — | — | — | 24 | 24 |
| Clock-to-Out | | | | | | |
| | 9.5 ns | 9.5 ns | 5.6 ns | 6.1 ns | 6.1 ns | 6.3 ns |
| SRAM Modules (64x4 or 32x8) | | | | | | |
| | — | — | — | — | — | 10 |
| Dedicated Flip-Flops | | | | | | |
| | — | — | 348 | 624 | 954 | 1,230 |

3.4.9 JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting **Tools > Device Selection**. This brings up the Device Selection dialog box as shown in the following figure. The JTAG test logic circuit can be enabled by clicking the “Reserve JTAG Pins” check box. The following table explains the pins’ behavior in either mode.

Figure 15 • Device Selection Wizard

Table 11 • Boundary Scan Pin Configuration and Functionality

| Reserve JTAG | Checked | Unchecked |
|--------------|--|-----------|
| TCK | BST input; must be terminated to logical HIGH or LOW to avoid floating | User I/O |
| TDI, TMS | BST input; may float or be tied to HIGH | User I/O |
| TDO | BST output; may float or be connected to TDI of another device | User I/O |

3.4.10 TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

3.4.11 Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, see the *BSDL Files Format Description* application note.

BSDL files are grouped into two categories - generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs or inouts.

Generic files for MX devices are available on the Microsemi SoC Product Group's website:

<http://www.microsemi.com/soc/techdocs/models/bsdl.html>.

3.5 Development Tool Support

The MX family of FPGAs is fully supported by Libero® Integrated Design Environment (IDE). Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes SynplifyPro from Synopsys, ModelSim® HDL Simulator from Mentor Graphics® and Viewdraw.

Libero IDE includes place-and-route and provides a comprehensive suite of backend support tools for FPGA development, including timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor.

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 14 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|--------------------|--------------|------------|-------------|-------|
| Temperature Range* | 0 to +70 | –40 to +85 | –55 to +125 | °C |
| VCC (40MX) | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |
| VCCA (42MX) | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |
| VCCI (42MX) | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |

Note: * Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

3.7.1 5 V TTL Electrical Specifications

The following tables show 5 V TTL electrical specifications.

Table 15 • 5V TTL Electrical Specifications

| Symbol | Parameter | Commercial | | Commercial -F | | Industrial | | Military | | Units |
|--|---|------------|------------|---------------|------------|------------|------------|-----------|------------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| VOH ¹ | IOH = –10 mA | 2.4 | | 2.4 | | | | | | V |
| | IOH = –4 mA | | | | | 3.7 | | 3.7 | | V |
| VOL ¹ | IOL = 10 mA | 0.5 | | 0.5 | | | | | | V |
| | IOL = 6 mA | | | | | 0.4 | | 0.4 | | V |
| VIL | | –0.3 | 0.8 | –0.3 | 0.8 | –0.3 | 0.8 | –0.3 | 0.8 | V |
| VIH (40MX) | | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIH (42MX) ² | | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | V |
| IIL | VIN = 0.5 V | –10 | | –10 | | –10 | | –10 | | μA |
| IIH | VIN = 2.7 V | –10 | | –10 | | –10 | | –10 | | μA |
| Input Transition Time, T_R and T_F | | 500 | | 500 | | 500 | | 500 | | ns |
| C_{IO} I/O Capacitance | | 10 | | 10 | | 10 | | 10 | | pF |
| Standby Current, ICC^3 | A40MX02, A40MX04 | 3 | | 25 | | 10 | | 25 | | mA |
| | A42MX09 | 5 | | 25 | | 25 | | 25 | | mA |
| | A42MX16 | 6 | | 25 | | 25 | | 25 | | mA |
| | A42MX24, A42MX36 | 20 | | 25 | | 25 | | 25 | | mA |
| Low power mode Standby Current | 42MX devices only | 0.5 | | ICC – 5.0 | | ICC – 5.0 | | ICC – 5.0 | | mA |
| IIO, I/O source sink current | Can be derived from the <i>IBIS model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) | | | | | | | | | |

1. Only one output tested at a time. VCC/VCCI = min

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

Table 23 • DC Specification (5.0 V PCI Signaling)¹

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|------------------|-----------------------|-----------|------|------|------|---------------------|-------|
| | | | Min. | Max. | Min. | Max. | |
| C _{IN} | Input Pin Capacitance | | | 10 | — | 10 | pF |
| C _{CLK} | CLK Pin Capacitance | | 5 | 12 | — | 10 | pF |
| L _{PIN} | Pin Inductance | | | 20 | — | < 8 nH ⁴ | nH |

1. PCI Local Bus Specification, Version 2.1, Section 4.2.1.1.

2. Maximum rating for VCCI –0.5 V to 7.0 V

3. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V.

4. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

Table 24 • AC Specifications (5.0V PCI Signaling)*

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|----------|-----------------------|---------------------|-----------------------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| ICL | Low Clamp Current | –5 < VIN ≤ –1 | –25 + (VIN +1) /0.015 | | –60 | –10 | mA |
| Slew (r) | Output Rise Slew Rate | 0.4 V to 2.4 V load | 1 | | 5 | 1.8 | 2.8 |
| Slew (f) | Output Fall Slew Rate | 2.4 V to 0.4 V load | 1 | | 5 | 2.8 | 4.3 |
| | | | | | V/ns | V/ns | |

Note: *PCI Local Bus Specification, Version 2.1, Section 4.2.1.2.

Table 33 • Timing Parameters for 33 MHz PCI

| Symbol | Parameter | PCI | | A42MX24 | | A42MX36 | | Units |
|---------------|---|---------------------|------|---------|------|---------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| $t_{SU(PTP)}$ | Input Set-Up Time to CLK—Point-to-Point | 10, 12 ² | – | 1.5 | – | 1.5 | – | ns |
| t_H | Input Hold to CLK | 0 | – | 0 | – | 0 | – | ns |

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.
 2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)**

| Parameter / Description | –3 Speed | | –2 Speed | | –1 Speed | | Std Speed | | –F Speed | | Units |
|--|--|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Propagation Delays | | | | | | | | | | | |
| t_{PD1} | Single Module | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t_{PD2} | Dual-Module Macros | 2.7 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | | |
| t_{CO} | Sequential Clock-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t_{GO} | Latch G-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t_{RS} | Flip-Flop (Latch) Reset-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| Logic Module Predicted Routing Delays¹ | | | | | | | | | | | |
| t_{RD1} | FO = 1 Routing Delay | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns | | | | |
| t_{RD2} | FO = 2 Routing Delay | 1.8 | 2.1 | 2.4 | 2.8 | 3.9 | ns | | | | |
| t_{RD3} | FO = 3 Routing Delay | 2.3 | 2.7 | 3.0 | 3.6 | 5.0 | ns | | | | |
| t_{RD4} | FO = 4 Routing Delay | 2.9 | 3.3 | 3.7 | 4.4 | 6.1 | ns | | | | |
| t_{RD8} | FO = 8 Routing Delay | 4.9 | 5.7 | 6.5 | 7.6 | 10.6 | ns | | | | |
| Logic Module Sequential Timing² | | | | | | | | | | | |
| t_{SUD} | Flip-Flop (Latch) Data Input Set-Up | 3.1 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |
| t_{HD}^3 | Flip-Flop (Latch) Data Input Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t_{SUENA} | Flip-Flop (Latch) Enable Set-Up | 3.1 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |
| t_{HEN} | Flip-Flop (Latch) Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t_{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 3.3 | 3.8 | 4.3 | 5.0 | 7.0 | ns | | | | |
| t_{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | 3.3 | 3.8 | 4.3 | 5.0 | 7.0 | ns | | | | |
| t_A | Flip-Flop Clock Input Period | 4.8 | 5.6 | 6.3 | 7.5 | 10.4 | ns | | | | |
| f_{MAX} | Flip-Flop (Latch) Clock Frequency (FO = 128) | 181 | 168 | 154 | 134 | 80 | MHz | | | | |

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|---|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RD1} | FO = 1 Routing Delay | | 2.0 | | 2.2 | | 2.5 | | 3.0 | | 4.2 ns |
| t _{RD2} | FO = 2 Routing Delay | | 2.7 | | 3.1 | | 3.5 | | 4.1 | | 5.7 ns |
| t _{RD3} | FO = 3 Routing Delay | | 3.4 | | 3.9 | | 4.4 | | 5.2 | | 7.3 ns |
| t _{RD4} | FO = 4 Routing Delay | | 4.2 | | 4.8 | | 5.4 | | 6.3 | | 8.9 ns |
| t _{RD8} | FO = 8 Routing Delay | | 7.1 | | 8.2 | | 9.2 | | 10.9 | | 15.2 ns |
| Logic Module Sequential Timing² | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | | 4.3 | | 4.9 | | 5.6 | | 6.6 | | 9.2 ns |
| t _{HD} ³ | Flip-Flop (Latch) Data Input Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 4.3 | | 4.9 | | 5.6 | | 6.6 | | 9.2 | ns |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | | 4.6 | | 5.3 | | 6.0 | | 7.0 | | 9.8 ns |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | | 4.6 | | 5.3 | | 6.0 | | 7.0 | | 9.8 ns |
| t _A | Flip-Flop Clock Input Period | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 | ns |
| f _{MAX} | Flip-Flop (Latch) Clock Frequency (FO = 128) | | 109 | | 101 | | 92 | | 80 | | 48 MHz |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INYH} | Pad-to-Y HIGH | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 ns |
| t _{INYL} | Pad-to-Y LOW | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.9 ns |
| Input Module Predicted Routing Delays¹ | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.9 | | 3.4 | | 3.8 | | 4.5 | | 6.3 ns |
| t _{IRD2} | FO = 2 Routing Delay | | 3.6 | | 4.2 | | 4.8 | | 5.6 | | 7.8 ns |
| t _{IRD3} | FO = 3 Routing Delay | | 4.4 | | 5.0 | | 5.7 | | 6.7 | | 9.4 ns |
| t _{IRD4} | FO = 4 Routing Delay | | 5.1 | | 5.9 | | 6.7 | | 7.8 | | 11.0 ns |
| t _{IRD8} | FO = 8 Routing Delay | | 8.0 | | 9.26 | | 10.5 | | 12.6 | | 17.3 ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH FO = 16 | | 6.4 | | 7.4 | | 8.3 | | 9.8 | | 13.7 ns |
| | FO = 128 | | 6.4 | | 7.4 | | 8.3 | | 9.8 | | 13.7 |
| t _{CKL} | Input HIGH to LOW FO = 16 | | 6.7 | | 7.8 | | 8.8 | | 10.4 | | 14.5 ns |
| | FO = 128 | | 6.7 | | 7.8 | | 8.8 | | 10.4 | | 14.5 |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | FO = 128 | | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{PWL} | Minimum Pulse Width LOW | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | FO = 128 | | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{CKSW} | Maximum Skew | FO = 16 | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.2 ns |
| | FO = 128 | | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.6 |

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|---|----------|------|----------|------|----------|------|-----------|------|----------|------|--------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RD4} | FO = 4 Routing Delay | | | 1.9 | | 2.1 | | 2.4 | | 2.9 | | 4.0 ns |
| t _{RD8} | FO = 8 Routing Delay | | | 3.2 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| Logic Module Sequential Timing^{3, 4} | | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 0.9 | | ns |
| t _{HD} | Flip-Flop (Latch) Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.2 | | ns |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | | 4.7 | | 5.3 | | 6.0 | | 7.0 | | 9.8 | ns |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | | 6.2 | | 6.9 | | 7.8 | | 9.2 | | 12.9 | ns |
| t _A | Flip-Flop Clock Input Period | 5.0 | | 5.6 | | 6.2 | | 7.1 | | 9.9 | | ns |
| t _{INH} | Input Buffer Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{NSU} | Input Buffer Latch Set-Up | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{OUTH} | Output Buffer Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{OUTSU} | Output Buffer Latch Set-Up | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| f _{MAX} | Flip-Flop (Latch) Clock Frequency | | 161 | | 146 | | 135 | | 117 | | 70 | MHz |

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | |
|--|-----------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INYH} | Pad-to-Y HIGH | | | 1.5 | 1.6 | 1.8 | | 2.17 | | 3.0 | ns |
| t _{INYL} | Pad-to-Y LOW | | | 1.2 | 1.3 | 1.4 | | 1.7 | | 2.4 | ns |
| t _{INGH} | G to Y HIGH | | | 1.8 | 2.0 | 2.3 | | 2.7 | | 3.7 | ns |
| t _{INGL} | G to Y LOW | | | 1.8 | 2.0 | 2.3 | | 2.7 | | 3.7 | ns |
| Input Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | | 2.8 | 3.2 | 3.6 | | 4.2 | | 5.9 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | | 3.2 | 3.5 | 4.0 | | 4.7 | | 6.6 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | | 3.5 | 3.9 | 4.4 | | 5.2 | | 7.3 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | | 3.9 | 4.3 | 4.9 | | 5.7 | | 8.0 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | | 5.2 | 5.8 | 6.6 | | 7.7 | | 10.8 | ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | | 4.1 | 4.5 | 5.1 | | 6.0 | | 8.4 | ns |
| | | FO = 256 | | 4.5 | 5.0 | 5.6 | | 6.7 | | 9.3 | ns |
| t _{CKL} | Input HIGH to LOW | FO = 32 | | 5.0 | 5.5 | 6.2 | | 7.3 | | 10.2 | ns |
| | | FO = 256 | | 5.4 | 6.0 | 6.8 | | 8.0 | | 11.2 | ns |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 1.7 | 1.9 | 2.1 | 2.5 | | 3.5 | | ns | |
| | | FO = 256 | 1.9 | 2.1 | 2.3 | 2.7 | | 3.8 | | ns | |
| t _{PWL} | Minimum Pulse Width LOW | FO = 32 | 1.7 | 1.9 | 2.1 | 2.5 | | 3.5 | | ns | |
| | | FO = 256 | 1.9 | 2.1 | 2.3 | 2.7 | | 3.8 | | ns | |
| t _{CKSW} | Maximum Skew | FO = 32 | | 0.4 | 0.5 | 0.5 | | 0.6 | | 0.9 | ns |
| | | FO = 256 | | 0.4 | 0.5 | 0.5 | | 0.6 | | 0.9 | ns |
| t _{SUEXT} | Input Latch External Set-Up | FO = 32 | 0.0 | 0.0 | 0.0 | 0.0 | | 0.0 | | 0.0 | ns |
| | | FO = 256 | 0.0 | 0.0 | 0.0 | 0.0 | | 0.0 | | 0.0 | ns |
| t _{HEXT} | Input Latch External Hold | FO = 32 | 3.3 | 3.7 | 4.2 | 4.9 | | 6.9 | | ns | |
| | | FO = 256 | 3.7 | 4.1 | 4.6 | 5.5 | | 7.6 | | ns | |
| t _P | Minimum Period | FO = 32 | 5.6 | 6.2 | 6.7 | 7.8 | | 12.9 | | ns | |
| | | FO = 256 | 6.1 | 6.8 | 7.4 | 8.5 | | 14.2 | | ns | |
| f _{MAX} | Maximum Frequency | FO = 32 | 177 | 161 | 148 | 129 | | 77 | | MHz | |
| | | FO = 256 | 161 | 146 | 135 | 117 | | 70 | | MHz | |

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|----------|------|----------|------|----------|------|-----------|-------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PWL} Minimum Pulse Width LOW | FO = 32 | 5.3 | 5.9 | 6.7 | 7.8 | 11.0 | ns | | | | |
| | FO = 384 | 6.2 | 6.9 | 7.9 | 9.2 | 12.9 | ns | | | | |
| t _{CKSW} Maximum Skew | FO = 32 | | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | ns | | | |
| | FO = 384 | | 2.2 | 2.4 | 2.7 | 3.2 | 4.5 | ns | | | |
| t _{SUEXT} Input Latch External Set-Up | FO = 32 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| | FO = 384 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| t _{HEXT} Input Latch External Hold | FO = 32 | 3.9 | 4.3 | 4.9 | 5.7 | 8.0 | ns | | | | |
| | FO = 384 | 4.5 | 4.9 | 5.6 | 6.6 | 9.2 | ns | | | | |
| t _P Minimum Period | FO = 32 | 7.0 | 7.8 | 8.4 | 9.7 | 16.2 | ns | | | | |
| | FO = 384 | 7.7 | 8.6 | 9.3 | 10.7 | 17.8 | ns | | | | |
| f _{MAX} Maximum Frequency | FO = 32 | | 142 | 129 | 119 | 103 | 62 | MHz | | | |
| | FO = 384 | | 129 | 117 | 108 | 94 | 56 | MHz | | | |
| TTL Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 3.5 | 3.9 | 4.4 | 5.2 | 7.3 | ns | | | |
| t _{DHL} Data-to-Pad LOW | | | 4.1 | 4.6 | 5.2 | 6.1 | 8.6 | ns | | | |
| t _{ENZH} Enable Pad Z to HIGH | | | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | |
| t _{ENZL} Enable Pad Z to LOW | | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | |
| t _{ENHZ} Enable Pad HIGH to Z | | | 7.6 | 8.4 | 9.5 | 11.2 | 15.7 | ns | | | |
| t _{ENLZ} Enable Pad LOW to Z | | | 7.0 | 7.8 | 8.8 | 10.4 | 14.5 | ns | | | |
| t _{GLH} G-to-Pad HIGH | | | 4.8 | 5.3 | 6.0 | 7.2 | 10.0 | ns | | | |
| t _{GHL} G-to-Pad LOW | | | 4.8 | 5.3 | 6.0 | 7.2 | 10.0 | ns | | | |
| t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 8.0 | 8.9 | 10.1 | 11.9 | 16.7 | ns | | | |
| t _{ACO} Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 11.3 | 12.5 | 14.2 | 16.7 | 23.3 | ns | | | |
| d _{TLH} Capacitive Loading, LOW to HIGH | | | 0.04 | 0.04 | 0.05 | 0.06 | 0.08 | ns/pF | | | |
| d _{THL} Capacitive Loading, HIGH to LOW | | | 0.05 | 0.05 | 0.06 | 0.07 | 0.10 | ns/pF | | | |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 4.5 | 5.0 | 5.6 | 6.6 | 9.3 | ns | | | |
| t _{DHL} Data-to-Pad LOW | | | 3.4 | 3.8 | 4.3 | 5.1 | 7.1 | ns | | | |
| t _{ENZH} Enable Pad Z to HIGH | | | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | |
| t _{ENZL} Enable Pad Z to LOW | | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | |
| t _{ENHZ} Enable Pad HIGH to Z | | | 7.6 | 8.4 | 9.5 | 11.2 | 15.7 | ns | | | |
| t _{ENLZ} Enable Pad LOW to Z | | | 7.0 | 7.8 | 8.8 | 10.4 | 14.5 | ns | | | |
| t _{GLH} G-to-Pad HIGH | | | 7.1 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | |
| t _{GHL} G-to-Pad LOW | | | 7.1 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | |
| t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 8.0 | 8.9 | 10.1 | 11.9 | 16.7 | ns | | | |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|-------------------------------------|----------|----------|------|----------|------|-----------|------|----------|------|---------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Asynchronous SRAM Operations | | | | | | | | | | | |
| t _{RPD} | Asynchronous Access Time | | 8.1 | | 9.0 | | 10.2 | | 12.0 | | 16.8 ns |
| t _{RDADV} | Read Address Valid | | 8.8 | | 9.8 | | 11.1 | | 13.0 | | 18.2 ns |
| t _{ADSU} | Address/Data Set-Up Time | | 1.6 | | 1.8 | | 2.0 | | 2.4 | | 3.4 ns |
| t _{ADH} | Address/Data Hold Time | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 ns |
| t _{RENSUA} | Read Enable Set-Up to Address Valid | | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.3 ns |
| t _{RENHA} | Read Enable Hold | | 3.4 | | 3.8 | | 4.3 | | 5.0 | | 7.0 ns |
| t _{WENSU} | Write Enable Set-Up | | 2.7 | | 3.0 | | 3.4 | | 4.0 | | 5.6 ns |
| t _{WENH} | Write Enable Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 ns |
| t _{DOH} | Data Out Hold Time | | 1.2 | | 1.3 | | 1.5 | | 1.8 | | 2.5 ns |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INPY} | Input Data Pad-to-Y | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 ns |
| t _{INGO} | Input Latch Gate-to-Output | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t _{INH} | Input Latch Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 ns |
| t _{INSU} | Input Latch Set-Up | | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 1.0 ns |
| t _{ILA} | Latch Active Pulse Width | | 4.7 | | 5.2 | | 5.9 | | 6.9 | | 9.7 ns |
| Input Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.0 | | 2.2 | | 2.5 | | 2.9 | | 4.1 ns |
| t _{IRD2} | FO = 2 Routing Delay | | 2.3 | | 2.6 | | 2.9 | | 3.4 | | 4.8 ns |
| t _{IRD3} | FO = 3 Routing Delay | | 2.6 | | 2.9 | | 3.3 | | 3.9 | | 5.5 ns |
| t _{IRD4} | FO = 4 Routing Delay | | 3.0 | | 3.3 | | 3.8 | | 4.4 | | 6.2 ns |
| t _{IRD8} | FO = 8 Routing Delay | | 4.3 | | 4.8 | | 5.5 | | 6.4 | | 9.0 ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | 2.7 | | 3.0 | | 3.4 | | 4.0 | | 5.6 ns |
| | | FO = 635 | 3.0 | | 3.3 | | 3.8 | | 4.4 | | 6.2 ns |
| t _{CKL} | Input HIGH to LOW | FO = 32 | 3.8 | | 4.2 | | 4.8 | | 5.6 | | 7.8 ns |
| | | FO = 635 | 4.9 | | 5.4 | | 6.1 | | 7.2 | | 10.1 ns |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 1.8 | | 2.0 | | 2.2 | | 2.6 | | 3.6 ns |
| | | FO = 635 | 2.0 | | 2.2 | | 2.5 | | 2.9 | | 4.1 ns |
| t _{PWL} | Minimum Pulse Width LOW | FO = 32 | 1.8 | | 2.0 | | 2.2 | | 2.6 | | 3.6 ns |
| | | FO = 635 | 2.0 | | 2.2 | | 2.5 | | 2.9 | | 4.1 ns |
| t _{CKSW} | Maximum Skew | FO = 32 | 0.8 | | 0.8 | | 0.9 | | 1.0 | | 1.4 ns |
| | | FO = 635 | 0.8 | | 0.8 | | 0.9 | | 1.0 | | 1.4 ns |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|---|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| TTL Output Module Timing⁵ (Continued) | | | | | | | | | | | |
| t _{ENLZ} | Enable Pad LOW to Z | 4.9 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | | |
| t _{GLH} | G-to-Pad HIGH | 2.9 | 3.3 | 3.7 | 4.4 | 6.1 | ns | | | | |
| t _{GHL} | G-to-Pad LOW | 2.9 | 3.3 | 3.7 | 4.4 | 6.1 | ns | | | | |
| t _{LSU} | I/O Latch Output Set-Up | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | ns | | | | |
| t _{LH} | I/O Latch Output Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | 5.7 | 6.3 | 7.1 | 8.4 | 11.8 | ns | | | | |
| t _{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | 7.8 | 8.6 | 9.8 | 11.5 | 16.1 | ns | | | | |
| d _{TLH} | Capacitive Loading, LOW to HIGH | 0.07 | 0.08 | 0.09 | 0.10 | 0.14 | ns/pF | | | | |
| d _{THL} | Capacitive Loading, HIGH to LOW | 0.07 | 0.08 | 0.09 | 0.10 | 0.14 | ns/pF | | | | |

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|---|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RD5} | FO = 8 Routing Delay | | 4.6 | 5.2 | 5.8 | 6.9 | 6.9 | 9.6 | 9.6 | ns | |
| t _{RDD} | Decode-to-Output Routing Delay | | 0.5 | 0.5 | 0.6 | 0.7 | 0.7 | 1.0 | 1.0 | ns | |
| Logic Module Sequential Timing^{3, 4} | | | | | | | | | | | |
| t _{CO} | Flip-Flop Clock-to-Output | | 1.8 | 2.0 | 2.3 | 2.7 | 2.7 | 3.7 | 3.7 | ns | |
| t _{GO} | Latch Gate-to-Output | | 1.8 | 2.0 | 2.3 | 2.7 | 2.7 | 3.7 | 3.7 | ns | |
| t _{SUD} | Flip-Flop (Latch) Set-Up Time | 0.4 | 0.5 | 0.6 | 0.7 | 0.7 | 0.9 | 0.9 | ns | | |
| t _{HD} | Flip-Flop (Latch) Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | |
| t _{RO} | Flip-Flop (Latch) Reset-to-Output | 2.2 | 2.4 | 2.7 | 3.2 | 3.2 | 4.5 | 4.5 | ns | | |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 1.0 | 1.1 | 1.2 | 1.4 | 1.4 | 2.0 | 2.0 | ns | | |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 4.6 | 5.2 | 5.8 | 6.9 | 6.9 | 9.6 | 9.6 | ns | | |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | 6.1 | 6.8 | 7.7 | 9.0 | 9.0 | 12.6 | 12.6 | ns | | |
| Synchronous SRAM Operations | | | | | | | | | | | |
| t _{RC} | Read Cycle Time | | 9.5 | 10.5 | 11.9 | 14.0 | 14.0 | 19.6 | 19.6 | ns | |
| t _{WC} | Write Cycle Time | | 9.5 | 10.5 | 11.9 | 14.0 | 14.0 | 19.6 | 19.6 | ns | |
| t _{RCKHL} | Clock HIGH/LOW Time | | 4.8 | 5.3 | 6.0 | 7.0 | 7.0 | 9.8 | 9.8 | ns | |
| t _{RCO} | Data Valid After Clock HIGH/LOW | | 4.8 | 5.3 | 6.0 | 7.0 | 7.0 | 9.8 | 9.8 | ns | |
| t _{ADSU} | Address/Data Set-Up Time | | 2.3 | 2.5 | 2.8 | 3.4 | 3.4 | 4.8 | 4.8 | ns | |

Table 53 • PQ208

| PQ208 | Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| | 21 | I/O | I/O | I/O |
| | 22 | GND | GND | GND |
| | 23 | I/O | I/O | I/O |
| | 24 | I/O | I/O | I/O |
| | 25 | I/O | I/O | I/O |
| | 26 | I/O | I/O | I/O |
| | 27 | GND | GND | GND |
| | 28 | VCCI | VCCI | VCCI |
| | 29 | VCCA | VCCA | VCCA |
| | 30 | I/O | I/O | I/O |
| | 31 | I/O | I/O | I/O |
| | 32 | VCCA | VCCA | VCCA |
| | 33 | I/O | I/O | I/O |
| | 34 | I/O | I/O | I/O |
| | 35 | I/O | I/O | I/O |
| | 36 | I/O | I/O | I/O |
| | 37 | I/O | I/O | I/O |
| | 38 | I/O | I/O | I/O |
| | 39 | I/O | I/O | I/O |
| | 40 | I/O | I/O | I/O |
| | 41 | NC | I/O | I/O |
| | 42 | NC | I/O | I/O |
| | 43 | NC | I/O | I/O |
| | 44 | I/O | I/O | I/O |
| | 45 | I/O | I/O | I/O |
| | 46 | I/O | I/O | I/O |
| | 47 | I/O | I/O | I/O |
| | 48 | I/O | I/O | I/O |
| | 49 | I/O | I/O | I/O |
| | 50 | NC | I/O | I/O |
| | 51 | NC | I/O | I/O |
| | 52 | GND | GND | GND |
| | 53 | GND | GND | GND |
| | 54 | I/O | TMS, I/O | TMS, I/O |
| | 55 | I/O | TDI, I/O | TDI, I/O |
| | 56 | I/O | I/O | I/O |
| | 57 | I/O | WD, I/O | WD, I/O |

Table 57 • TQ176

| TQ176 | Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| 158 | | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 159 | | I/O | I/O | I/O |
| 160 | | PRB, I/O | PRB, I/O | PRB, I/O |
| 161 | | NC | I/O | WD, I/O |
| 162 | | I/O | I/O | WD, I/O |
| 163 | | I/O | I/O | I/O |
| 164 | | I/O | I/O | I/O |
| 165 | | NC | NC | WD, I/O |
| 166 | | NC | I/O | WD, I/O |
| 167 | | I/O | I/O | I/O |
| 168 | | NC | I/O | I/O |
| 169 | | I/O | I/O | I/O |
| 170 | | NC | VCCI | VCCI |
| 171 | | I/O | I/O | WD, I/O |
| 172 | | I/O | I/O | WD, I/O |
| 173 | | NC | I/O | I/O |
| 174 | | I/O | I/O | I/O |
| 175 | | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 176 | | I/O | I/O | I/O |


Figure 49 • CQ208

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 170 | VCCA |
| 171 | I/O |
| 172 | I/O |
| 173 | I/O |
| 174 | I/O |
| 175 | I/O |
| 176 | I/O |
| 177 | I/O |
| 178 | I/O |
| 179 | I/O |
| 180 | GND |
| 181 | I/O |
| 182 | I/O |
| 183 | I/O |
| 184 | I/O |
| 185 | I/O |
| 186 | I/O |
| 187 | I/O |
| 188 | MODE |
| 189 | VCCA |
| 190 | GND |
| 191 | NC |
| 192 | NC |
| 193 | NC |
| 194 | I/O |
| 195 | DCLK, I/O |
| 196 | I/O |
| 197 | I/O |
| 198 | I/O |
| 199 | WD, I/O |
| 200 | WD, I/O |
| 201 | VCCI |
| 202 | I/O |
| 203 | I/O |
| 204 | I/O |
| 205 | I/O |
| 206 | GND |

Table 61 • PG132

| PG132 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| F2 | I/O |
| F1 | I/O |
| G1 | I/O |
| G4 | VSV |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| J1 | I/O |
| K1 | I/O |
| L1 | I/O |
| K2 | I/O |
| M1 | I/O |
| K3 | I/O |
| L2 | I/O |
| N1 | I/O |
| L3 | BININ |
| M2 | BINOUT |
| N2 | I/O |
| M3 | I/O |
| L4 | I/O |
| N3 | I/O |
| M4 | I/O |
| N4 | I/O |
| M5 | I/O |
| K6 | I/O |
| N5 | I/O |
| N6 | I/O |
| L6 | I/O |
| M6 | I/O |
| M7 | I/O |
| N7 | I/O |
| N8 | I/O |
| M8 | I/O |
| L8 | I/O |
| K8 | I/O |
| N9 | I/O |

Table 61 • PG132

| PG132 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| B3 | I/O |
| A2 | I/O |
| C3 | DCLK |
| B5 | GNDA |
| E12 | GNDA |
| J2 | GNDA |
| M9 | GNDA |
| B9 | GNDI |
| C5 | GNDI |
| E11 | GNDI |
| F4 | GNDI |
| J3 | GNDI |
| J11 | GNDI |
| L5 | GNDI |
| L9 | GNDI |
| C9 | GNDQ |
| E3 | GNDQ |
| K12 | GNDQ |
| D7 | VCCA |
| G3 | VCCA |
| G10 | VCCA |
| L7 | VCCA |
| C7 | VCCI |
| G2 | VCCI |
| G11 | VCCI |
| K7 | VCCI |

Figure 53 • CQ172**Table 62 • CQ172**

| CQ172 | |
|------------|---------------------|
| Pin Number | A42MX16 Function |
| 1 | MODE |
| 2 | I/O |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | GND |
| 8 | I/O |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | VCC |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | GND |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |

Table 62 • CQ172

| | |
|-----|------|
| 99 | I/O |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | GND |
| 104 | I/O |
| 105 | I/O |
| 106 | VKS |
| 107 | VPP |
| 108 | GND |
| 109 | VCCI |
| 110 | VSV |
| 111 | I/O |
| 112 | I/O |
| 113 | VCC |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | GND |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | I/O |
| 123 | GNDI |
| 124 | I/O |
| 125 | I/O |
| 126 | I/O |
| 127 | I/O |
| 128 | I/O |
| 129 | I/O |
| 130 | I/O |
| 131 | SDI |
| 132 | I/O |
| 133 | I/O |
| 134 | I/O |
| 135 | I/O |
| 136 | VCCI |
| 137 | I/O |