



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	104
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a42mx09-tq176

- The Transient Current, page 13 is new (SAR 36930).
- Package names were revised according to standards established in *Package Mechanical Drawings* (SAR 34774)

1.7 Revision 9.0


The following is a summary of the changes in revision 9.0 of this document

- In Table 20, page 23, the limits in VI were changed from -0.5 to VCCI + 0.5 to -0.5 to VCCA + 0.5
- In Table 22, page 25, V_{OH} was changed from 3.7 to 2.4 for the min in industrial and military. V_{IH} had V_{CCI} and that was changed to VCCA

1.8 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- The Ease of Integration, page 1 was updated
- The Temperature Grade Offerings, page 5 is new
- The Speed Grade Offerings, page 5 is new
- The General Description, page 6 was updated
- The MultiPlex I/O Modules, page 11 was updated
- The User Security, page 12 was updated
- Table 6, page 13 was updated
- The Power Dissipation, page 14 was updated.
- The Static Power Component, page 14 was updated
- The Equivalent Capacitance, page 15 was updated
- Figure 13, page 17 was updated
- Table 10, page 18 was updated.
- Figure 14, page 18 was updated.
- Table 11, page 19 was updated.

Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)

Note: 1. Load-dependent

Note: 2. Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _P Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1	ns
	FO = 128	6.8		7.8		8.9		10.4		14.6	
f _{MAX} Maximum Frequency	FO = 16		113		105		96		83		50 MHz
	FO = 128		109		101		92		80		48
TTL Output Module Timing⁴											
t _{DLH} Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0 ns
t _{DHL} Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0 ns
t _{ENZH} Enable Pad Z to HIGH			5.2		6.0		6.8		8.1		11.3 ns
t _{ENZL} Enable Pad Z to LOW			6.6		7.6		8.6		10.1		14.1 ns
t _{ENHZ} Enable Pad HIGH to Z			11.1		12.8		14.5		17.1		23.9 ns
t _{ENLZ} Enable Pad LOW to Z			8.2		9.5		10.7		12.6		17.7 ns
d _{TLH} Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL} Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08 ns/pF

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RD4}	FO = 4 Routing Delay			1.9		2.1		2.4		2.9		4.0 ns
t _{RD8}	FO = 8 Routing Delay			3.2		3.6		4.1		4.8		6.7 ns
Logic Module Sequential Timing ^{3, 4}												
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	0.5		0.5		0.6		0.7		0.9		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.7		5.3		6.0		7.0		9.8	ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.2		6.9		7.8		9.2		12.9	ns
t _A	Flip-Flop Clock Input Period	5.0		5.6		6.2		7.1		9.9		ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{NSU}	Input Buffer Latch Set-Up	0.3		0.3		0.3		0.4		0.6		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.3		0.3		0.3		0.4		0.6		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency		161		146		135		117		70	MHz

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RD3}	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.7 ns
t _{RD4}	FO = 4 Routing Delay		1.6		1.7		2.0		2.3		3.2 ns
t _{RD8}	FO = 8 Routing Delay		2.6		2.9		3.2		3.8		5.3 ns
Logic Module Sequential Timing^{3,4}											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		0.3		0.4		0.4		0.5		0.7 ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.4		3.8		4.3		5.0		7.1	ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	4.5		5.0		5.6		6.6		9.2	ns
t _A	Flip-Flop Clock Input Period	6.8		7.6		8.6		10.1		14.1	ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Buffer Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency	215		195		179		156		94	MHz
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		1.1		1.2		1.3		1.6		2.2 ns
t _{INYL}	Pad-to-Y LOW		0.8		0.9		1.0		1.2		1.7 ns
t _{INGH}	G to Y HIGH		1.4		1.6		1.8		2.1		2.9 ns
t _{INGL}	G to Y LOW		1.4		1.6		1.8		2.1		2.9 ns
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		4.0 ns
t _{IRD2}	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3 ns
t _{IRD3}	FO = 3 Routing Delay		2.3		2.6		3.0		3.5		4.9 ns
t _{IRD4}	FO = 4 Routing Delay		2.6		3.0		3.3		3.9		5.4 ns
t _{IRD8}	FO = 8 Routing Delay		3.6		4.0		4.6		5.4		7.5 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4 ns
		FO = 384	2.9		3.2		3.6		4.3		6.0 ns
t _{CKL}	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 384	4.5		5.0		5.6		6.6		9.2 ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	3.2		3.5		4.0		4.7		6.6 ns
		FO = 384	3.7		4.1		4.6		5.4		7.6 ns

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)


Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵												
t _{DH}	Data-to-Pad HIGH	2.4		2.7		3.1		3.6		5.1		ns
t _{DHL}	Data-to-Pad LOW	2.8		3.2		3.6		4.2		5.9		ns
t _{ENZH}	Enable Pad Z to HIGH	2.5		2.8		3.2		3.8		5.3		ns
t _{ENZL}	Enable Pad Z to LOW	2.8		3.1		3.5		4.2		5.9		ns
t _{ENHZ}	Enable Pad HIGH to Z	5.2		5.7		6.5		7.6		10.7		ns
t _{ENLZ}	Enable Pad LOW to Z	4.8		5.3		6.0		7.1		9.9		ns
t _{GLH}	G-to-Pad HIGH	2.9		3.2		3.6		4.3		6.0		ns
t _{GHL}	G-to-Pad LOW	2.9		3.2		3.6		4.3		6.0		ns
t _{LSU}	I/O Latch Output Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t _{LH}	I/O Latch Output Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O	5.6		6.1		6.9		8.1		11.4		ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O	10.6		11.8		13.4		15.7		22.0		ns
d _{TLH}	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07		ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06		ns/pF

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Logic Module Sequential Timing^{3,4}											
t _{CO}	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t _{INGO}	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t _{ILA}	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	GND	GND
67	I/O	I/O
68	I/O	I/O

Figure 40 • PL84**Table 49 • PL84**

PL84				
Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O	I/O
2	I/O	CLKB, I/O	CLKB, I/O	CLKB, I/O
3	I/O	I/O	I/O	I/O
4	VCC	PRB, I/O	PRB, I/O	PRB, I/O
5	I/O	I/O	I/O	WD, I/O
6	I/O	GND	GND	GND
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	WD, I/O
9	I/O	I/O	I/O	WD, I/O

Table 51 • PQ144

PQ144	
Pin Number	A42MX09 Function
43	I/O
44	GNDQ
45	GNDI
46	NC
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	VCC
55	VCCI
56	NC
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	GND
65	GNDI
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	SDO
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	GNDQ

Table 51 • PQ144

PQ144	
Pin Number	A42MX09 Function
117	GNDI
118	NC
119	I/O
120	I/O
121	I/O
122	I/O
123	PROBA
124	I/O
125	CLKA
126	VCC
127	VCCI
128	NC
129	I/O
130	CLKB
131	I/O
132	PROBB
133	I/O
134	I/O
135	I/O
136	GND
137	GNDI
138	NC
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	DCLK

Table 53 • PQ208


PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	95	NC	I/O	I/O
	96	NC	I/O	I/O
	97	NC	I/O	I/O
	98	VCCI	VCCI	VCCI
	99	I/O	I/O	I/O
	100	I/O	WD, I/O	WD, I/O
	101	I/O	WD, I/O	WD, I/O
	102	I/O	I/O	I/O
	103	SDO, I/O	SDO, TDO, I/O	SDO, TDO, I/O
	104	I/O	I/O	I/O
	105	GND	GND	GND
	106	NC	VCCA	VCCA
	107	I/O	I/O	I/O
	108	I/O	I/O	I/O
	109	I/O	I/O	I/O
	110	I/O	I/O	I/O
	111	I/O	I/O	I/O
	112	NC	I/O	I/O
	113	NC	I/O	I/O
	114	NC	I/O	I/O
	115	NC	I/O	I/O
	116	I/O	I/O	I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	I/O
	119	I/O	I/O	I/O
	120	I/O	I/O	I/O
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	I/O	I/O	I/O
	125	I/O	I/O	I/O
	126	GND	GND	GND
	127	I/O	I/O	I/O
	128	I/O	TCK, I/O	TCK, I/O
	129	LP	LP	LP
	130	VCCA	VCCA	VCCA
	131	GND	GND	GND

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	132	VCCI	VCCI	VCCI
	133	VCCA	VCCA	VCCA
	134	I/O	I/O	I/O
	135	I/O	I/O	I/O
	136	VCCA	VCCA	VCCA
	137	I/O	I/O	I/O
	138	I/O	I/O	I/O
	139	I/O	I/O	I/O
	140	I/O	I/O	I/O
	141	NC	I/O	I/O
	142	I/O	I/O	I/O
	143	I/O	I/O	I/O
	144	I/O	I/O	I/O
	145	I/O	I/O	I/O
	146	NC	I/O	I/O
	147	NC	I/O	I/O
	148	NC	I/O	I/O
	149	NC	I/O	I/O
	150	GND	GND	GND
	151	I/O	I/O	I/O
	152	I/O	I/O	I/O
	153	I/O	I/O	I/O
	154	I/O	I/O	I/O
	155	I/O	I/O	I/O
	156	I/O	I/O	I/O
	157	GND	GND	GND
	158	I/O	I/O	I/O
	159	SDI, I/O	SDI, I/O	SDI, I/O
	160	I/O	I/O	I/O
	161	I/O	WD, I/O	WD, I/O
	162	I/O	WD, I/O	WD, I/O
	163	I/O	I/O	I/O
	164	VCCI	VCCI	VCCI
	165	NC	I/O	I/O
	166	NC	I/O	I/O
	167	I/O	I/O	I/O
	168	I/O	WD, I/O	WD, I/O

Table 54 • PQ240


PQ240	
Pin Number	A42MX36 Function
237	GND
238	MODE
239	VCCA
240	GND

Figure 46 • VQ80**Table 55 • VQ80**

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O

Table 55 • VQ80

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
49	I/O	I/O
50	CLK, I/O	CLK, I/O
51	I/O	I/O
52	MODE	MODE
53	VCC	VCC
54	NC	I/O
55	NC	I/O
56	NC	I/O
57	SDI, I/O	SDI, I/O
58	DCLK, I/O	DCLK, I/O
59	PRA, I/O	PRA, I/O
60	NC	NC
61	PRB, I/O	PRB, I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	I/O	I/O
68	GND	GND
69	I/O	I/O
70	I/O	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	VCC	VCC
75	I/O	I/O
76	I/O	I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O

Figure 47 • VQ100**Table 56 • VQ100**

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
1	I/O	I/O
2	MODE	MODE
3	I/O	I/O
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	VCCA	NC
15	VCCI	VCCI
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	GND	GND

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	121	NC	NC	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	NC	I/O	I/O
	126	NC	NC	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	I/O	I/O	I/O
	130	I/O	I/O	I/O
	131	I/O	I/O	I/O
	132	I/O	I/O	I/O
	133	GND	GND	GND
	134	I/O	I/O	I/O
	135	SDI, I/O	SDI, I/O	SDI, I/O
	136	NC	I/O	I/O
	137	I/O	I/O	WD, I/O
	138	I/O	I/O	WD, I/O
	139	I/O	I/O	I/O
	140	NC	VCCI	VCCI
	141	I/O	I/O	I/O
	142	I/O	I/O	I/O
	143	NC	I/O	I/O
	144	NC	I/O	WD, I/O
	145	NC	NC	WD, I/O
	146	I/O	I/O	I/O
	147	NC	I/O	I/O
	148	I/O	I/O	I/O
	149	I/O	I/O	I/O
	150	I/O	I/O	WD, I/O
	151	NC	I/O	WD, I/O
	152	PRA, I/O	PRA, I/O	PRA, I/O
	153	I/O	I/O	I/O
	154	CLKA, I/O	CLKA, I/O	CLKA, I/O
	155	VCCA	VCCA	VCCA
	156	GND	GND	GND
	157	I/O	I/O	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
22	I/O
23	I/O
24	I/O
25	I/O
26	VCCA
27	I/O
28	I/O
29	VCCA
30	VCCI
31	GND
32	VCCA
33	LP
34	TCK, I/O
35	I/O
36	GND
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	GND
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
96	VCCA
97	GND
98	GND
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	WD, I/O
106	WD, I/O
107	I/O
108	I/O
109	WD, I/O
110	WD, I/O
111	I/O
112	QCLKA, I/O
113	I/O
114	GND
115	I/O
116	I/O
117	I/O
118	I/O
119	VCCI
120	I/O
121	WD, I/O
122	WD, I/O
123	I/O
124	I/O
125	I/O
126	I/O
127	GND
128	NC
129	NC
130	NC
131	GND
132	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
A6	I/O
A7	WD, I/O
A8	WD, I/O
A9	I/O
A10	I/O
A11	CLKA
A12	I/O
A13	I/O
A14	I/O
A15	I/O
A16	WD, I/O
A17	I/O
A18	I/O
A19	GND
A20	GND
B1	GND
B2	GND
B3	DCLK, I/O
B4	I/O
B5	I/O
B6	I/O
B7	WD, I/O
B8	I/O
B9	PRB, I/O
B10	I/O
B11	I/O
B12	WD, I/O
B13	I/O
B14	I/O
B15	WD, I/O
B16	I/O
B17	WD, I/O
B18	I/O
B19	GND
B20	GND
C1	I/O
C2	MODE

Table 62 • CQ172

21	I/O
22	GND
23	VCCI
24	VSV
25	I/O
26	I/O
27	VCC
28	I/O
29	I/O
30	I/O
31	I/O
32	GND
33	I/O
34	I/O
35	I/O
36	I/O
37	GND
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	BININ
45	BINOUT
46	I/O
47	I/O
48	I/O
49	I/O
50	VCCI
51	I/O
52	I/O
53	I/O
54	I/O
55	GND
56	I/O
57	I/O
58	I/O
59	I/O