

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	83
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-vqg100">https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-vqg100</a>

# Contents

---

1	Revision History	1
1.1	Revision 15.0	1
1.2	Revision 14.0	1
1.3	Revision 13.0	1
1.4	Revision 12.0	1
1.5	Revision 11.0	1
1.6	Revision 10.0	1
1.7	Revision 9.0	2
1.8	Revision 6.0	2
2	40MX and 42MX FPGA Families	1
2.1	Features	1
2.1.1	High Capacity	1
2.1.2	High Performance	1
2.1.3	HiRel Features	1
2.1.4	Ease of Integration	1
2.2	Product Profile	1
2.3	Ordering Information	3
2.4	Plastic Device Resources	4
2.5	Ceramic Device Resources	4
2.6	Temperature Grade Offerings	5
2.7	Speed Grade Offerings	5
3	40MX and 42MX FPGAs	6
3.1	General Description	6
3.2	MX Architectural Overview	6
3.2.1	Logic Modules	6
3.2.2	Dual-Port SRAM Modules	8
3.2.3	Routing Structure	9
3.2.4	Clock Networks	10
3.2.5	MultiPlex I/O Modules	11
3.3	Other Architectural Features	12
3.3.1	Performance	12
3.3.2	User Security	12
3.3.3	Programming	12
3.3.4	Power Supply	13
3.3.5	Power-Up/Down in Mixed-Voltage Mode	13
3.3.6	Transient Current	13
3.3.7	Low Power Mode	14
3.4	Power Dissipation	14
3.4.1	General Power Equation	14
3.4.2	Static Power Component	14
3.4.3	Active Power Component	14
3.4.4	Equivalent Capacitance	15
3.4.5	$C_{EQ}$ Values for Microsemi MX FPGAs	15
3.4.6	Test Circuitry and Silicon Explorer II Probe	16
3.4.7	Design Consideration	17
3.4.8	IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry	17
3.4.9	JTAG Mode Activation	19
3.4.10	TRST Pin and TAP Controller Reset	19

# Tables

Table 1	Product profile . . . . .	1
Table 2	Plastic Device Resources . . . . .	4
Table 3	Ceramic Device Resources . . . . .	4
Table 4	Temperature Grade Offerings . . . . .	5
Table 5	Speed Grade Offerings . . . . .	5
Table 6	Voltage Support of MX Devices . . . . .	13
Table 7	Fixed Capacitance Values for MX FPGAs (pF) . . . . .	16
Table 8	Device Configuration Options for Probe Capability . . . . .	17
Table 9	Test Access Port Descriptions . . . . .	18
Table 10	Supported BST Public Instructions . . . . .	18
Table 11	Boundary Scan Pin Configuration and Functionality . . . . .	19
Table 12	Absolute Maximum Ratings for 40MX Devices* . . . . .	20
Table 13	Absolute Maximum Ratings for 42MX Devices* . . . . .	20
Table 14	Recommended Operating Conditions . . . . .	21
Table 15	5V TTL Electrical Specifications . . . . .	21
Table 16	Absolute Maximum Ratings for 40MX Devices* . . . . .	22
Table 17	Absolute Maximum Ratings for 42MX Devices* . . . . .	22
Table 18	Recommended Operating Conditions . . . . .	22
Table 19	3.3V LVTTTL Electrical Specifications . . . . .	23
Table 20	Absolute Maximum Ratings* . . . . .	23
Table 21	Recommended Operating Conditions . . . . .	24
Table 22	Mixed 5.0V/3.3V Electrical Specifications . . . . .	25
Table 23	DC Specification (5.0 V PCI Signaling) . . . . .	25
Table 24	AC Specifications (5.0V PCI Signaling)* . . . . .	26
Table 25	DC Specification (3.3 V PCI Signaling) . . . . .	27
Table 26	AC Specifications for (3.3 V PCI Signaling)* . . . . .	27
Table 27	Package Thermal Characteristics . . . . .	29
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$ , $V_{CCA} = 5.0\text{ V}$ ) . . . . .	38
Table 29	40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$ , $V_{CC} = 5.0\text{ V}$ ) . . . . .	38
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$ , $V_{CCA} = 3.3\text{ V}$ ) . . . . .	39
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$ , $V_{CC} = 3.3\text{ V}$ ) . . . . .	39
Table 32	Clock Specification for 33 MHz PCI . . . . .	40
Table 33	Timing Parameters for 33 MHz PCI . . . . .	40
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation) . . . . .	41
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation) . . . . .	43
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CC} = 4.75\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	46
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CC} = 3.0\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	49
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	52
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	56
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	60
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	64
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	67
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	71
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .	75
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,	

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

## 1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

## 1.3 Revision 13.0

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

## 1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096)
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

## 1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

## 1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 14 • Recommended Operating Conditions**

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	−40 to +85	−55 to +125	°C
VCC (40MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCA (42MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI (42MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V

**Note:** \* Ambient temperature ( $T_A$ ) is used for commercial and industrial grades; case temperature ( $T_C$ ) is used for military grades.

### 3.7.1 5 V TTL Electrical Specifications

The following tables show 5 V TTL electrical specifications.

**Table 15 • 5V TTL Electrical Specifications**

Symbol	Parameter	Commercial		Commercial -F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH <sup>1</sup>	IOH = −10 mA	2.4		2.4						V
	IOH = −4 mA					3.7		3.7		V
VOL <sup>1</sup>	IOL = 10 mA		0.5		0.5					V
	IOL = 6 mA						0.4		0.4	V
VIL		−0.3	0.8	−0.3	0.8	−0.3	0.8	−0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX) <sup>2</sup>		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL	VIN = 0.5 V		−10		−10		−10		−10	μA
IIH	VIN = 2.7 V		−10		−10		−10		−10	μA
Input Transition Time, $T_R$ and $T_F$			500		500		500		500	ns
$C_{IO}$ I/O Capacitance			10		10		10		10	pF
Standby Current, ICC <sup>3</sup>	A40MX02, A40MX04		3		25		10		25	mA
	A42MX09		5		25		25		25	mA
	A42MX16		6		25		25		25	mA
	A42MX24, A42MX36		20		25		25		25	mA
Low power mode Standby Current	42MX devices only		0.5		ICC − 5.0		ICC − 5.0		ICC − 5.0	mA
IIO, I/O source sink current	Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> )									

1. Only one output tested at a time. VCC/VCCI = min

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

### 3.9.1 Mixed 5.0V/3.3V Electrical Specifications

**Table 22 • Mixed 5.0V/3.3V Electrical Specifications**

Symbol	Parameter	Commercial		Commercial –F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH <sup>1</sup>	IOH = –10 mA	2.4		2.4						V
	IOH = –4 mA					2.4		2.4		V
VOL <sup>1</sup>	IOL = 10 mA	0.5		0.5						V
	IOL = 6 mA					0.4		0.4		V
VIL		–0.3	0.8	–0.3	0.8	–0.3	0.8	–0.3	0.8	V
VIH <sup>2</sup>		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V		–10		–10		–10		–10	μA
IH	VIN = 2.7 V		–10		–10		–10		–10	μA
Input Transition Time, TR and TF			500		500		500		500	ns
C <sub>IO</sub> I/O Capacitance			10		10		10		10	pF
Standby Current, ICC <sup>3</sup>	A42MX09		5		25		25		25	mA
	A42MX16		6		25		25		25	mA
	A42MX24, A42MX36		20		25		25		25	mA
Low Power Mode Standby Current			0.5		ICC – 5.0		ICC – 5.0		ICC – 5.0	mA
I/O I/O source sink current	Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> )									

1. Only one output tested at a time. VCCI = min.
2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
3. All outputs unloaded. All inputs = VCCI or GND

### 3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

**Table 23 • DC Specification (5.0 V PCI Signaling)<sup>1</sup>**

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 <sup>2</sup>	V
VIH <sup>3</sup>	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		–0.5	0.8	–0.3	0.8	V
I <sub>IH</sub>	Input High Leakage Current	VIN = 2.7 V		70	—	10	μA
I <sub>IL</sub>	Input Low Leakage Current	VIN=0.5 V		–70	—	–10	μA
VOH	Output High Voltage	I <sub>O</sub> UT = –2 mA I <sub>O</sub> UT = –6 mA	2.4		3.84		V
VOL	Output Low Voltage	I <sub>O</sub> UT = 3 mA, 6 mA		0.55	—	0.33	V

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)**  
(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
<b>Input Module Propagation Delays</b>												
t <sub>INYH</sub>	Pad-to-Y HIGH	0.7		0.8		0.9		1.1		1.5	ns	
t <sub>INYL</sub>	Pad-to-Y LOW	0.6		0.7		0.8		1.0		1.3	ns	
<b>Input Module Predicted Routing Delays<sup>1</sup></b>												
t <sub>IRD1</sub>	FO = 1 Routing Delay	2.1		2.4		2.2		3.2		4.5	ns	
t <sub>IRD2</sub>	FO = 2 Routing Delay	2.6		3.0		3.4		4.0		5.6	ns	
t <sub>IRD3</sub>	FO = 3 Routing Delay	3.1		3.6		4.1		4.8		6.7	ns	
t <sub>IRD4</sub>	FO = 4 Routing Delay	3.6		4.2		4.8		5.6		7.8	ns	
t <sub>IRD8</sub>	FO = 8 Routing Delay	5.7		6.6		7.5		8.8		12.4	ns	
<b>Global Clock Network</b>												
t <sub>CKH</sub>	Input Low to HIGH	FO = 16	4.6		5.3		6.0		7.0		9.8	ns
		FO = 128	4.6		5.3		6.0		7.0		9.8	
t <sub>CKL</sub>	Input High to LOW	FO = 16	4.8		5.6		6.3		7.4		10.4	ns
		FO = 128	4.8		5.6		6.3		7.4		10.4	
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16	2.2		2.6		2.9		3.4		4.8	ns
		FO = 128	2.4		2.7		3.1		3.6		5.1	
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16	2.2		2.6		2.9		3.4		4.8	ns
		FO = 128	2.4		2.7		3.01		3.6		5.1	
t <sub>CKSW</sub>	Maximum Skew	FO = 16	0.4		0.5		0.5		0.6		0.8	ns
		FO = 128	0.5		0.6		0.7		0.8		1.2	
t <sub>P</sub>	Minimum Period	FO = 16	4.7		5.4		6.1		7.2		10.0	ns
		FO = 128	4.8		5.6		6.3		7.5		10.4	
f <sub>MAX</sub>	Maximum Frequency	FO = 16	188		175		160		139		83	MHz
		FO = 128	181		168		154		134		80	

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH	3.2	3.6	4.0	4.7	6.6	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	2.5	2.7	3.1	3.6	5.1	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns				
t <sub>GLH</sub>	G-to-Pad HIGH	5.1	5.6	6.4	7.5	10.5	ns				
t <sub>GHL</sub>	G-to-Pad LOW	5.1	5.6	6.4	7.5	10.5	ns				
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns				
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns				
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. *Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.*
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Propagation Delays<sup>1</sup></b>											
t <sub>PD1</sub>	Single Module	1.9	2.1	2.4	2.8	4.0	ns				
t <sub>CO</sub>	Sequential Clock-to-Q	2.0	2.2	2.5	3.0	4.2	ns				
t <sub>GO</sub>	Latch G-to-Q	1.9	2.1	2.4	2.8	4.0	ns				
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	2.2	2.4	2.8	3.3	4.6	ns				
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.1	1.2	1.4	1.6	2.3	ns				
t <sub>RD2</sub>	FO = 2 Routing Delay	1.5	1.6	1.8	2.1	3.0	ns				
t <sub>RD3</sub>	FO = 3 Routing Delay	1.8	2.0	2.3	2.7	3.8	ns				
t <sub>RD4</sub>	FO = 4 Routing Delay	2.2	2.4	2.7	3.2	4.5	ns				
t <sub>RD8</sub>	FO = 8 Routing Delay	3.6	4.0	4.5	5.3	7.5	ns				

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>												
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7	ns
t <sub>GO</sub>	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4	ns
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9		ns
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.6		5.2		5.8		6.9		9.6		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	6.1		6.8		7.7		9.0		12.6		ns
<b>Input Module Propagation Delays</b>												
t <sub>INPY</sub>	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0	ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6	ns
t <sub>INH</sub>	Input Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4		ns
t <sub>ILA</sub>	Latch Active Pulse Width	6.5		7.3		8.2		9.7		13.5		ns

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Input Module Predicted Routing Delays<sup>2</sup></b>												
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.8	3.1	3.5	4.1	5.7	ns				
t <sub>IRD2</sub>	FO = 2 Routing Delay		3.2	3.5	4.1	4.8	6.7	ns				
t <sub>IRD3</sub>	FO = 3 Routing Delay		3.7	4.1	4.7	5.5	7.7	ns				
t <sub>IRD4</sub>	FO = 4 Routing Delay		4.2	4.6	5.3	6.2	8.7	ns				
t <sub>IRD8</sub>	FO = 8 Routing Delay		6.1	6.8	7.7	9.0	12.6	ns				
<b>Global Clock Network</b>												
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	4.6	5.1	5.7	6.7	9.3	ns				
		FO = 635	5.0	5.6	6.3	7.4	10.3	ns				
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns				
		FO = 635	6.8	7.6	8.6	10.1	14.1	ns				
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	2.5	2.7	3.1	3.6	5.1	ns				
		FO = 635	2.8	3.1	3.5	4.1	5.7	ns				
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	2.5	2.7	3.1	3.6	5.1	ns				
		FO = 635	2.8	3.1	3.5	4.1	5.7	ns				
t <sub>CKSW</sub>	Maximum Skew	FO = 32	1.0	1.2	1.3	1.5	2.2	ns				
		FO = 635	1.0	1.2	1.3	1.5	2.2	ns				
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns				
		FO = 635	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	4.0	4.4	5.0	5.9	8.2	ns				
		FO = 635	4.6	5.2	5.9	6.9	9.6	ns				
t <sub>P</sub>	Minimum Period (1/f <sub>MAX</sub> )	FO = 32	9.2	10.2	11.1	12.7	21.2	ns				
		FO = 635	9.9	11.0	12.0	13.8	23.0	ns				
f <sub>MAX</sub>	Maximum Datapath Frequency	FO = 32	108	98	90	79	47	MHz				
		FO = 635	100	91	83	73	44	MHz				
<b>TTL Output Module Timing<sup>5</sup></b>												
t <sub>DLH</sub>	Data-to-Pad HIGH		3.6	4.0	4.5	5.3	7.4	ns				
t <sub>DHL</sub>	Data-to-Pad LOW		4.2	4.6	5.2	6.2	8.6	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7	4.2	4.7	5.5	7.7	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1	4.6	5.2	6.1	8.5	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.34	8.2	9.3	10.9	15.3	ns				
<b>TTL Output Module Timing<sup>5</sup></b>												
t <sub>ENLZ</sub>	Enable Pad LOW to Z		6.9	7.6	8.7	10.2	14.3	ns				
t <sub>GLH</sub>	G-to-Pad HIGH		4.9	5.5	6.2	7.3	10.2	ns				
t <sub>GHL</sub>	G-to-Pad LOW		4.9	5.5	6.2	7.3	10.2	ns				
t <sub>LSU</sub>	I/O Latch Output Set-Up		0.7	0.7	0.8	1.0	1.4	ns				
t <sub>LH</sub>	I/O Latch Output Hold		0.0	0.0	0.0	0.0	0.0	ns				
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9	8.8	10.0	11.8	16.5	ns				

**Table 50 • PQ 100**

<b>PQ100</b>				
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O

**Table 52 • PQ160**

<b>PQ160</b>			
<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
95	I/O	I/O	I/O
96	I/O	I/O	WD, I/O
97	I/O	I/O	I/O
98	VCCA	VCCA	VCCA
99	GND	GND	GND
100	NC	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O
103	NC	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	WD, I/O
107	I/O	I/O	WD, I/O
108	I/O	I/O	I/O
109	GND	GND	GND
110	NC	I/O	I/O
111	I/O	I/O	WD, I/O
112	I/O	I/O	WD, I/O
113	I/O	I/O	I/O
114	NC	VCCI	VCCI
115	I/O	I/O	WD, I/O
116	NC	I/O	WD, I/O
117	I/O	I/O	I/O
118	I/O	I/O	TDI, I/O
119	I/O	I/O	TMS, I/O
120	GND	GND	GND
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	NC	I/O	I/O
125	GND	GND	GND
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	NC	I/O	I/O
130	GND	GND	GND
131	I/O	I/O	I/O

**Table 53 • PQ208**

<b>PQ208</b>			
<b>Pin Number</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>	<b>A42MX36 Function</b>
132	VCCI	VCCI	VCCI
133	VCCA	VCCA	VCCA
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	VCCA	VCCA	VCCA
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	I/O	I/O	I/O
141	NC	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	I/O	I/O	I/O
145	I/O	I/O	I/O
146	NC	I/O	I/O
147	NC	I/O	I/O
148	NC	I/O	I/O
149	NC	I/O	I/O
150	GND	GND	GND
151	I/O	I/O	I/O
152	I/O	I/O	I/O
153	I/O	I/O	I/O
154	I/O	I/O	I/O
155	I/O	I/O	I/O
156	I/O	I/O	I/O
157	GND	GND	GND
158	I/O	I/O	I/O
159	SDI, I/O	SDI, I/O	SDI, I/O
160	I/O	I/O	I/O
161	I/O	WD, I/O	WD, I/O
162	I/O	WD, I/O	WD, I/O
163	I/O	I/O	I/O
164	VCCI	VCCI	VCCI
165	NC	I/O	I/O
166	NC	I/O	I/O
167	I/O	I/O	I/O
168	I/O	WD, I/O	WD, I/O

**Table 54 • PQ240**

<b>PQ240</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
15	QCLKC, I/O
16	I/O
17	WD, I/O
18	WD, I/O
19	I/O
20	I/O
21	WD, I/O
22	WD, I/O
23	I/O
24	PRB, I/O
25	I/O
26	CLKB, I/O
27	I/O
28	GND
29	VCCA
30	VCCI
31	I/O
32	CLKA, I/O
33	I/O
34	PRA, I/O
35	I/O
36	I/O
37	WD, I/O
38	WD, I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	QCLKD, I/O
46	I/O
47	WD, I/O
48	WD, I/O
49	I/O
50	I/O
51	I/O

**Table 56 • VQ100**

<b>VQ100</b>		
<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCCA	VCCA
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	GND	GND
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	SDO, I/O	SDO, I/O
51	I/O	I/O
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	GND	GND
56	I/O	I/O

**Table 57 • TQ176**

<b>TQ176</b>			
<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
47	I/O	I/O	TDI, I/O
48	I/O	I/O	I/O
49	I/O	I/O	WD, I/O
50	I/O	I/O	WD, I/O
51	I/O	I/O	I/O
52	NC	VCCI	VCCI
53	I/O	I/O	I/O
54	NC	I/O	I/O
55	NC	I/O	WD, I/O
56	I/O	I/O	WD, I/O
57	NC	NC	I/O
58	I/O	I/O	I/O
59	I/O	I/O	WD, I/O
60	I/O	I/O	WD, I/O
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65	I/O	I/O	I/O
66	NC	I/O	I/O
67	GND	GND	GND
68	VCCA	VCCA	VCCA
69	I/O	I/O	WD, I/O
70	I/O	I/O	WD, I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	NC	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	NC	NC	WD, I/O
78	NC	I/O	WD, I/O
79	I/O	I/O	I/O
80	NC	I/O	I/O
81	I/O	I/O	I/O
82	NC	VCCI	VCCI
83	I/O	I/O	I/O

**Table 58 • CQ208**

<b>CQ208</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
74	I/O
75	I/O
76	I/O
77	I/O
78	GND
79	VCCA
80	VCCI
81	I/O
82	I/O
83	I/O
84	I/O
85	WD, I/O
86	WD, I/O
87	I/O
88	I/O
89	I/O
90	I/O
91	QCLKB, I/O
92	I/O
93	WD, I/O
94	WD, I/O
95	I/O
96	I/O
97	I/O
98	VCCI
99	I/O
100	WD, I/O
101	WD, I/O
102	I/O
103	TDO, I/O
104	I/O
105	GND
106	VCCA
107	I/O
108	I/O
109	I/O
110	I/O

**Table 58 • CQ208**

<b>CQ208</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
185	I/O
186	CLKB, I/O
187	I/O
188	PRB, I/O
189	I/O
190	WD, I/O
191	WD, I/O
192	I/O
193	I/O
194	WD, I/O
195	WD, I/O
196	QCLKC, I/O
197	I/O
198	I/O
199	I/O
200	I/O
201	I/O
202	VCCI
203	WD, I/O
204	WD, I/O
205	I/O
206	I/O
207	DCLK, I/O
208	I/O


**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
59	I/O
60	VCCA
61	GND
62	GND
63	NC
64	NC
65	NC
66	I/O
67	SDO, TDO, I/O
68	I/O
69	WD, I/O
70	WD, I/O
71	I/O
72	VCCI
73	I/O
74	I/O
75	I/O
76	WD, I/O
77	GND
78	WD, I/O
79	I/O
80	QCLKB, I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	I/O
86	I/O
87	WD, I/O
88	WD, I/O
89	I/O
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	VCCI

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
Y13	I/O
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	WD, I/O
Y19	GND
Y20	GND

**Figure 52 • PG132**



● Orientation Pin

**Table 61 • PG132**

<b>PG132</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
–	PMPOUT
B2	I/O
A1	MODE
B1	I/O
D3	I/O
C2	I/O
C1	I/O
D2	I/O
D1	I/O
E2	I/O
E1	I/O
F3	I/O

**Figure 53 • CQ172****Table 62 • CQ172**

CQ172	
Pin Number	A42MX16 Function
1	MODE
2	I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	GND
8	I/O
9	I/O
10	I/O
11	I/O
12	VCC
13	I/O
14	I/O
15	I/O
16	I/O
17	GND
18	I/O
19	I/O
20	I/O