

Welcome to [E-XFL.COM](#)

#### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	83
Number of Gates	14000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-vqg100a">https://www.e-xfl.com/product-detail/microchip-technology/a42mx09-vqg100a</a>

3.4.11	Boundary Scan Description Language (BSDL) File	19
3.5	Development Tool Support	19
3.6	Related Documents	20
3.6.1	Application Notes	20
3.6.2	User Guides and Manuals	20
3.6.3	Miscellaneous	20
3.7	5.0 V Operating Conditions	20
3.7.1	5 V TTL Electrical Specifications	21
3.8	3.3 V Operating Conditions	22
3.8.1	3.3 V LVTTL Electrical Specifications	23
3.9	Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)	23
3.9.1	Mixed 5.0V/3.3V Electrical Specifications	25
3.9.2	Output Drive Characteristics for 5.0 V PCI Signaling	25
3.9.3	Output Drive Characteristics for 3.3 V PCI Signaling	27
3.9.4	Junction Temperature ( $T_J$ )	28
3.9.5	Package Thermal Characteristics	28
3.10	Timing Models	30
3.10.1	Parameter Measurement	32
3.10.2	Sequential Module Timing Characteristics	34
3.10.3	Sequential Timing Characteristics	34
3.10.4	Decode Module Timing	35
3.10.5	SRAM Timing Characteristics	35
3.10.6	Dual-Port SRAM Timing Waveforms	35
3.10.7	Predictable Performance: Tight Delay Distributions	37
3.11	Timing Characteristics	37
3.11.1	Critical Nets and Typical Nets	37
3.11.2	Long Tracks	37
3.11.3	Timing Derating	38
3.11.4	Temperature and Voltage Derating Factors	38
3.11.5	PCI System Timing Specification	40
3.11.6	PCI Models	40
3.12	Pin Descriptions	83
4	Package Pin Assignments	86

Figure 51	BG272 .....	145
Figure 52	PG132 .....	153
Figure 53	CQ172 .....	158

**Figure 4 • 42MX S-Module Implementation**



A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

### 3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.

**Figure 5 • A42MX24 and A42MX36 D-Module Implementation****Figure 6 • A42MX36 Dual-Port SRAM Block**

### 3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

#### 3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

#### 3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Input Module Propagation Delays</b>												
t <sub>INPY</sub>	Input Data Pad-to-Y	1.0		1.1		1.3		1.5		2.1		ns
t <sub>INGO</sub>	Input Latch Gate-to-Output	1.3		1.4		1.6		1.9		2.6		ns
t <sub>INH</sub>	Input Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Latch Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t <sub>ILA</sub>	Latch Active Pulse Width	4.7		5.2		5.9		6.9		9.7		ns

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4 ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9 ns
t <sub>GLH</sub>	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1 ns
t <sub>GHL</sub>	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3 ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06	ns/pF

- For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay	2.0		1.8		2.1		2.5		3.4	ns
t <sub>PDD</sub>	Internal Decode Module Delay	1.1		2.2		2.5		3.0		4.2	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.7		1.3		1.4		1.7		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	2.0		1.6		1.8		2.1		3.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	1.1		2.0		2.2		2.6		3.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	1.5		2.3		2.6		3.1		4.3	ns
t <sub>RD5</sub>	FO = 8 Routing Delay	1.8		3.7		4.2		5.0		7.0	ns

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Asynchronous SRAM Operations</b>											
t <sub>RPD</sub>	Asynchronous Access Time		8.1		9.0		10.2		12.0		16.8 ns
t <sub>RDADV</sub>	Read Address Valid		8.8		9.8		11.1		13.0		18.2 ns
t <sub>ADSU</sub>	Address/Data Set-Up Time		1.6		1.8		2.0		2.4		3.4 ns
t <sub>ADH</sub>	Address/Data Hold Time		0.0		0.0		0.0		0.0		0.0 ns
t <sub>RENSUA</sub>	Read Enable Set-Up to Address Valid		0.6		0.7		0.8		0.9		1.3 ns
t <sub>RENHA</sub>	Read Enable Hold		3.4		3.8		4.3		5.0		7.0 ns
t <sub>WENSU</sub>	Write Enable Set-Up		2.7		3.0		3.4		4.0		5.6 ns
t <sub>WENH</sub>	Write Enable Hold		0.0		0.0		0.0		0.0		0.0 ns
t <sub>DOH</sub>	Data Out Hold Time		1.2		1.3		1.5		1.8		2.5 ns
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y		1.0		1.1		1.3		1.5		2.1 ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t <sub>INH</sub>	Input Latch Hold		0.0		0.0		0.0		0.0		0.0 ns
t <sub>INSU</sub>	Input Latch Set-Up		0.5		0.5		0.6		0.7		1.0 ns
t <sub>ILA</sub>	Latch Active Pulse Width		4.7		5.2		5.9		6.9		9.7 ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.0		2.2		2.5		2.9		4.1 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.3		2.6		2.9		3.4		4.8 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		2.6		2.9		3.3		3.9		5.5 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		3.0		3.3		3.8		4.4		6.2 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		4.3		4.8		5.5		6.4		9.0 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	2.7		3.0		3.4		4.0		5.6 ns
		FO = 635	3.0		3.3		3.8		4.4		6.2 ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 635	4.9		5.4		6.1		7.2		10.1 ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.8		0.8		0.9		1.0		1.4 ns
		FO = 635	0.8		0.8		0.9		1.0		1.4 ns

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>	
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>
<b>Synchronous SRAM Operations (continued)</b>											
t <sub>ADH</sub>	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t <sub>RENSU</sub>	Read Enable Set-Up	0.9	1.0	1.1	1.3	1.8	ns				
t <sub>RENH</sub>	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns				
t <sub>WENSU</sub>	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns				
t <sub>WENH</sub>	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>BENS</sub>	Block Enable Set-Up	3.9	4.3	4.9	5.7	8.0	ns				
t <sub>BENH</sub>	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
<b>Asynchronous SRAM Operations</b>											
t <sub>RPD</sub>	Asynchronous Access Time	11.3	12.6	14.3	16.8	23.5	ns				
t <sub>RDADV</sub>	Read Address Valid	12.3	13.7	15.5	18.2	25.5	ns				
t <sub>ADSU</sub>	Address/Data Set-Up Time	2.3	2.5	2.8	3.4	4.8	ns				
t <sub>ADH</sub>	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>RENSUA</sub>	Read Enable Set-Up to Address Valid	0.9	1.0	1.1	1.3	1.8	ns				
t <sub>RENHA</sub>	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns				
t <sub>WENSU</sub>	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns				
t <sub>WENH</sub>	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>DOH</sub>	Data Out Hold Time	1.8	2.0	2.1	2.5	3.5	ns				
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y	1.4	1.6	1.8	2.1	3.0	ns				
t <sub>INGO</sub>	Input Latch Gate-to-Output	2.0	2.2	2.5	2.9	4.1	ns				
t <sub>INH</sub>	Input Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>INSU</sub>	Input Latch Set-Up	0.7	0.7	0.8	1.0	1.4	ns				
t <sub>ILA</sub>	Latch Active Pulse Width	6.5	7.3	8.2	9.7	13.5	ns				

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.9		12.1		13.7		16.1		22.5 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.10		0.11		0.12		0.14		0.20 ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.10		0.11		0.12		0.14		0.20 ns/pF
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH		4.9		5.5		6.2		7.3		10.3 ns
t <sub>DHL</sub>	Data-to-Pad LOW		3.4		3.8		4.3		5.1		7.1 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7		4.1		4.7		5.5		7.7 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1		4.6		5.2		6.1		8.5 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.4		8.2		9.3		10.9		15.3 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		6.9		7.6		8.7		10.2		14.3 ns
t <sub>GLH</sub>	G-to-Pad HIGH		7.0		7.8		8.9		10.4		14.6 ns
t <sub>GHL</sub>	G-to-Pad LOW		7.0		7.8		8.9		10.4		14.6 ns
t <sub>LSU</sub>	I/O Latch Set-Up		0.7		0.7		0.8		1.0		1.4 ns
t <sub>LH</sub>	I/O Latch Hold		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9		8.8		10.0		11.8		16.5 ns

- For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.*
- Delays based on 35 pF loading.

## 3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

### CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

### DCLK, I/O Diagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### GND, Ground


Input LOW supply voltage.

### I/O, Input/Output

## 4 Package Pin Assignments


The following figures and tables give the details of the package pin assignments.

**Figure 38 • PL44**



**Table 47 • PL44**

<b>PL44</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
1	I/O	I/O
2	I/O	I/O
3	VCC	VCC
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	GND	GND
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	VCC	VCC
15	I/O	I/O
16	VCC	VCC
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O

**Figure 39 • PL68****Table 48 • PL68**


<b>PL68</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
1	I/O	I/O
2	I/O	I/O
3	I/O	I/O
4	VCC	VCC
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	GND	GND
15	GND	GND
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O
21	VCC	VCC
22	I/O	I/O
23	I/O	I/O

**Table 49 • PL84**

<b>PL84</b>	<b>Pin Number</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
47	I/O	I/O	I/O	I/O	WD, I/O
48	I/O	I/O	I/O	I/O	I/O
49	I/O	GND	GND	GND	GND
50	I/O	I/O	I/O	I/O	WD, I/O
51	I/O	I/O	I/O	I/O	WD, I/O
52	I/O	SDO, I/O	SDO, I/O	SDO, TDO, I/O	
53	I/O	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O	I/O
60	GND	I/O	I/O	I/O	I/O
61	GND	I/O	I/O	I/O	I/O
62	I/O	I/O	I/O	I/O	TCK, I/O
63	I/O	LP	LP	LP	LP
64	CLK, I/O	VCCA	VCCA	VCCA	VCCA
65	I/O	VCCI	VCCI	VCCI	VCCI
66	MODE	I/O	I/O	I/O	I/O
67	VCC	I/O	I/O	I/O	I/O
68	VCC	I/O	I/O	I/O	I/O
69	I/O	I/O	I/O	I/O	I/O
70	I/O	GND	GND	GND	GND
71	I/O	I/O	I/O	I/O	I/O
72	SDI, I/O	I/O	I/O	I/O	I/O
73	DCLK, I/O	I/O	I/O	I/O	I/O
74	PRA, I/O	I/O	I/O	I/O	I/O
75	PRB, I/O	I/O	I/O	I/O	I/O
76	I/O	SDI, I/O	SDI, I/O	SDI, I/O	SDI, I/O
77	I/O	I/O	I/O	I/O	I/O
78	I/O	I/O	I/O	I/O	WD, I/O
79	I/O	I/O	I/O	I/O	WD, I/O
80	I/O	I/O	I/O	I/O	WD, I/O
81	I/O	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O
82	GND	I/O	I/O	I/O	I/O
83	I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O

**Table 49 • PL84**

<b>PL84</b>	<b>Pin Number</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
84	I/O	VCCA	VCCA	VCCA	VCCA

**Figure 41 • PQ100****Table 50 • PQ 100**

<b>PQ100</b>	<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>
1	NC	NC	I/O	I/O	
2	NC	NC	DCLK, I/O	DCLK, I/O	
3	NC	NC	I/O	I/O	
4	NC	NC	MODE	MODE	
5	NC	NC	I/O	I/O	
6	PRB, I/O	PRB, I/O	I/O	I/O	
7	I/O	I/O	I/O	I/O	
8	I/O	I/O	I/O	I/O	
9	I/O	I/O	GND	GND	
10	I/O	I/O	I/O	I/O	
11	I/O	I/O	I/O	I/O	
12	I/O	I/O	I/O	I/O	
13	GND	GND	I/O	I/O	
14	I/O	I/O	I/O	I/O	
15	I/O	I/O	I/O	I/O	
16	I/O	I/O	VCCA	VCCA	
17	I/O	I/O	VCCI	VCCI	
18	I/O	I/O	I/O	I/O	

**Table 52 • PQ160**

<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	21	CLKA, I/O	CLKA, I/O	CLKA, I/O
	22	I/O	I/O	I/O
	23	PRA, I/O	PRA, I/O	PRA, I/O
	24	NC	I/O	WD, I/O
	25	I/O	I/O	WD, I/O
	26	I/O	I/O	I/O
	27	I/O	I/O	I/O
	28	NC	I/O	I/O
	29	I/O	I/O	WD, I/O
	30	GND	GND	GND
	31	NC	I/O	WD, I/O
	32	I/O	I/O	I/O
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	NC	VCCI	VCCI
	36	I/O	I/O	WD, I/O
	37	I/O	I/O	WD, I/O
	38	SDI, I/O	SDI, I/O	SDI, I/O
	39	I/O	I/O	I/O
	40	GND	GND	GND
	41	I/O	I/O	I/O
	42	I/O	I/O	I/O
	43	I/O	I/O	I/O
	44	GND	GND	GND
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	GND	GND	GND
	50	I/O	I/O	I/O
	51	I/O	I/O	I/O
	52	NC	I/O	I/O
	53	I/O	I/O	I/O
	54	NC	VCCA	VCCA
	55	I/O	I/O	I/O
	56	I/O	I/O	I/O
	57	VCCA	VCCA	VCCA

**Table 53 • PQ208**

<b>PQ208</b>	<b>Pin Number</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>	<b>A42MX36 Function</b>
	21	I/O	I/O	I/O
	22	GND	GND	GND
	23	I/O	I/O	I/O
	24	I/O	I/O	I/O
	25	I/O	I/O	I/O
	26	I/O	I/O	I/O
	27	GND	GND	GND
	28	VCCI	VCCI	VCCI
	29	VCCA	VCCA	VCCA
	30	I/O	I/O	I/O
	31	I/O	I/O	I/O
	32	VCCA	VCCA	VCCA
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	I/O	I/O	I/O
	36	I/O	I/O	I/O
	37	I/O	I/O	I/O
	38	I/O	I/O	I/O
	39	I/O	I/O	I/O
	40	I/O	I/O	I/O
	41	NC	I/O	I/O
	42	NC	I/O	I/O
	43	NC	I/O	I/O
	44	I/O	I/O	I/O
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	I/O	I/O	I/O
	50	NC	I/O	I/O
	51	NC	I/O	I/O
	52	GND	GND	GND
	53	GND	GND	GND
	54	I/O	TMS, I/O	TMS, I/O
	55	I/O	TDI, I/O	TDI, I/O
	56	I/O	I/O	I/O
	57	I/O	WD, I/O	WD, I/O

**Table 54 • PQ240**

<b>PQ240</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
52	VCCI
53	I/O
54	WD, I/O
55	WD, I/O
56	I/O
57	SDI, I/O
58	I/O
59	VCCA
60	GND
61	GND
62	I/O
63	I/O
64	I/O
65	I/O
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	VCCI
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	VCCA
86	I/O
87	I/O
88	VCCA

**Table 58 • CQ208**

<b>CQ208</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
74	I/O
75	I/O
76	I/O
77	I/O
78	GND
79	VCCA
80	VCCI
81	I/O
82	I/O
83	I/O
84	I/O
85	WD, I/O
86	WD, I/O
87	I/O
88	I/O
89	I/O
90	I/O
91	QCLKB, I/O
92	I/O
93	WD, I/O
94	WD, I/O
95	I/O
96	I/O
97	I/O
98	VCCI
99	I/O
100	WD, I/O
101	WD, I/O
102	I/O
103	TDO, I/O
104	I/O
105	GND
106	VCCA
107	I/O
108	I/O
109	I/O
110	I/O

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
T19	I/O
T20	I/O
U1	I/O
U2	I/O
U3	I/O
U4	I/O
U5	VCCI
U6	WD, I/O
U7	I/O
U8	I/O
U9	WD, I/O
U10	VCCA
U11	VCCI
U12	I/O
U13	I/O
U14	QCLKB, I/O
U15	I/O
U16	VCCI
U17	I/O
U18	GND
U19	I/O
U20	I/O
V1	I/O
V2	I/O
V3	GND
V4	GND
V5	I/O
V6	I/O
V7	I/O
V8	WD, I/O
V9	I/O
V10	I/O
V11	I/O
V12	I/O
V13	WD, I/O
V14	I/O
V15	WD, I/O

**Table 61 • PG132**

<b>PG132</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
B3	I/O
A2	I/O
C3	DCLK
B5	GNDA
E12	GNDA
J2	GNDA
M9	GNDA
B9	GNDI
C5	GNDI
E11	GNDI
F4	GNDI
J3	GNDI
J11	GNDI
L5	GNDI
L9	GNDI
C9	GNDQ
E3	GNDQ
K12	GNDQ
D7	VCCA
G3	VCCA
G10	VCCA
L7	VCCA
C7	VCCI
G2	VCCI
G11	VCCI
K7	VCCI

**Table 62 • CQ172**

21	I/O
22	GND
23	VCCI
24	VSV
25	I/O
26	I/O
27	VCC
28	I/O
29	I/O
30	I/O
31	I/O
32	GND
33	I/O
34	I/O
35	I/O
36	I/O
37	GND
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	BININ
45	BINOUT
46	I/O
47	I/O
48	I/O
49	I/O
50	VCCI
51	I/O
52	I/O
53	I/O
54	I/O
55	GND
56	I/O
57	I/O
58	I/O
59	I/O