



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-1pq160m">https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-1pq160m</a>

## 2.4 Plastic Device Resources

**Table 2 • Plastic Device Resources**

Device	User I/Os											
	PLCC		PLCC		PQFP		PQFP		VQFP		TQFP	PBGA
	44-Pin	68-Pin	84-Pin	100-Pin	144-Pin	160-Pin	208-Pin	240-Pin	80-Pin	100-Pin	176-Pin	272-Pin
A40MX02	34	57	—	57	—	—	—	—	57	—	—	—
A40MX04	34	57	69	69	—	—	—	—	69	—	—	—
A42MX09	—	—	72	83	95	101	—	—	—	83	104	—
A42MX16	—	—	72	83	—	125	140	—	—	83	140	—
A42MX24	—	—	72	—	—	125	176	—	—	—	150	—
A42MX36	—	—	—	—	—	—	176	202	—	—	—	202

**Note:** **Package Definitions:** PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array

## 2.5 Ceramic Device Resources

**Table 3 • Ceramic Device Resources**

Device	User I/Os			
	CPGA 132-Pin	CQFP 172-Pin	CQFP 208-Pin	CQFP 256-Pin
A42MX09	95			
A42MX16		131		
A42MX36			176	202

**Note:** **Package Definitions:** CQFP = Ceramic Quad Flat Pack

### 3.9.1 Mixed 5.0V/3.3V Electrical Specifications

**Table 22 • Mixed 5.0V/3.3V Electrical Specifications**

<b>Symbol</b>	<b>Parameter</b>	<b>Commercial</b>		<b>Commercial –F</b>		<b>Industrial</b>		<b>Military</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
VOH <sup>1</sup>	IOH = -10 mA	2.4		2.4				2.4		V
	IOH = -4 mA					2.4		2.4		V
VOL <sup>1</sup>	IOL = 10 mA	0.5		0.5				0.4		V
	IOL = 6 mA					0.4		0.4		V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH <sup>2</sup>		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V	-10		-10		-10		-10		µA
IH	VIN = 2.7 V	-10		-10		-10		-10		µA
Input Transition Time, T <sub>R</sub> and T <sub>F</sub>		500		500		500		500		ns
C <sub>IO</sub>	I/O Capacitance	10		10		10		10		pF
Standby Current, ICC <sup>3</sup>	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	20		25		25		25		mA
Low Power Mode Standby Current		0.5		ICC – 5.0		ICC – 5.0		ICC – 5.0		mA
IIO I/O source sink	Can be derived from the IBIS model ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> ) current									

1. Only one output tested at a time. VCCI = min.
2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
3. All outputs unloaded. All inputs = VCCI or GND

### 3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

**Table 23 • DC Specification (5.0 V PCI Signaling)<sup>1</sup>**

<b>Symbol</b>	<b>Parameter</b>	<b>Condition</b>	<b>PCI</b>		<b>MX</b>		<b>Units</b>
			<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 <sup>2</sup>	V
VIH <sup>3</sup>	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
IIH	Input High Leakage Current	VIN = 2.7 V	70	—	10	—	µA
IIL	Input Low Leakage Current	VIN=0.5 V	-70	—	-10	—	µA
VOH	Output High Voltage	IOUT = -2 mA IOUT = -6 mA	2.4		3.84		V
VOL	Output Low Voltage	IOUT = 3 mA, 6 mA	0.55	—	0.33	—	V

### 3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

**Table 25 • DC Specification (3.3 V PCI Signaling)<sup>1</sup>**

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
VCCI	Supply Voltage for I/Os		3.0	3.6	3.0	3.6 <sup>2</sup>	V
VIH	Input High Voltage		0.5	VCC + 0.5	0.5	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7 V		70		10	µA
I <sub>IL</sub>	Input Leakage Current			-70		-10	µA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	0.9		3.3		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 3 mA, 6 mA	0.1		0.1 VCCI		V
C <sub>IN</sub>	Input Pin Capacitance			10		10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12		10	pF
L <sub>PIN</sub>	Pin Inductance			20		< 8 nH <sup>3</sup>	nH

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.


2. Maximum rating for VCCI -0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

**Table 26 • AC Specifications for (3.3 V PCI Signaling)<sup>\*</sup>**


Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
I <sub>CL</sub>	Low Clamp Current	-5 < V <sub>IN</sub> ≤ -1	-25 + (V <sub>IN</sub> + 1) / 0.015		-60	-10	mA
Slew (r)	Output Rise Slew Rate	0.2 V to 0.6 V load	1		4	1.8	V/ns
Slew (f)	Output Fall Slew Rate	0.6 V to 0.2 V load	1		4	2.8	4.0
							V/ns

**Note:** \*PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

**Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)**

**Note:** 1. Load-dependent


**Note:** 2. Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions

**Figure 20 • 42MX Timing Model (SRAM Functions)**

**Note:** Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions.

### 3.10.1 Parameter Measurement

The following figures show parameter measurement details.

**Figure 21 • Output Buffer Delays**

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	–3 Speed		–2 Speed		–1 Speed		Std Speed		–F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Input Module Propagation Delays</b>											
t <sub>INYH</sub>	Pad-to-Y HIGH		1.0	1.2	1.3	1.6	2.2	ns			
t <sub>INYL</sub>	Pad-to-Y LOW		0.8	0.9	1.0	1.2	1.7	ns			
t <sub>INGH</sub>	G to Y HIGH		1.3	1.4	1.6	1.9	2.7	ns			
t <sub>INGL</sub>	G to Y LOW		1.3	1.4	1.6	1.9	2.7	ns			
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.0	2.2	2.5	3.0	4.2	ns			
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.3	2.5	2.9	3.4	4.7	ns			
t <sub>IRD3</sub>	FO = 3 Routing Delay		2.5	2.8	3.2	3.7	5.2	ns			
t <sub>IRD4</sub>	FO = 4 Routing Delay		2.8	3.1	3.5	4.1	5.7	ns			
t <sub>IRD8</sub>	FO = 8 Routing Delay		3.7	4.1	4.7	5.5	7.7	ns			
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	2.4	2.7	3.0	3.6	5.0	ns			
		FO = 256	2.7	3.0	3.4	4.0	5.5	ns			
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	3.5	3.9	4.4	5.2	7.3	ns			
		FO = 256	3.9	4.3	4.9	5.7	8.0	ns			
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	1.2	1.4	1.5	1.8	2.5	ns			
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns			
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	1.2	1.4	1.5	1.8	2.5	ns			
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns			
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.3	0.3	0.4	0.5	0.6	ns			
		FO = 256	0.3	0.3	0.4	0.5	0.6	ns			
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns			
		FO = 256	0.0	0.0	0.0	0.0	0.0	ns			
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	2.3	2.6	3.0	3.5	4.9	ns			
		FO = 256	2.2	2.4	3.3	3.9	5.5	ns			
t <sub>P</sub>	Minimum Period	FO = 32	3.4	3.7	4.0	4.7	7.8	ns			
		FO = 256	3.7	4.1	4.5	5.2	8.6	ns			
f <sub>MAX</sub>	Maximum Frequency	FO = 32	296	269	247	215	129	MHz			
		FO = 256	268	244	224	195	117	MHz			

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RD4</sub>	FO = 4 Routing Delay			1.9		2.1		2.4		2.9		4.0 ns
t <sub>RD8</sub>	FO = 8 Routing Delay			3.2		3.6		4.1		4.8		6.7 ns
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>												
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up	0.5		0.5		0.6		0.7		0.9		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width		4.7		5.3		6.0		7.0		9.8	ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width		6.2		6.9		7.8		9.2		12.9	ns
t <sub>A</sub>	Flip-Flop Clock Input Period	5.0		5.6		6.2		7.1		9.9		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>NSU</sub>	Input Buffer Latch Set-Up	0.3		0.3		0.3		0.4		0.6		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Set-Up	0.3		0.3		0.3		0.4		0.6		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		161		146		135		117		70	MHz

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>TTL Output Module Timing<sup>5</sup></b>							
t <sub>DLH</sub>	Data-to-Pad HIGH	3.4	3.8	4.3	5.1	7.1	ns
t <sub>DHL</sub>	Data-to-Pad LOW	4.0	4.5	5.1	6.1	8.3	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH	3.7	4.1	4.6	5.5	7.6	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	4.1	4.5	5.1	6.1	8.5	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	6.9	7.6	8.6	10.2	14.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z	7.5	8.3	9.4	11.1	15.5	ns
t <sub>GLH</sub>	G-to-Pad HIGH	5.8	6.5	7.3	8.6	12.0	ns
t <sub>GHL</sub>	G-to-Pad LOW	5.8	6.5	7.3	8.6	12.0	ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.7	0.8	0.9	1.0	1.4	ns
t <sub>LH</sub>	I/O Latch Hold	0.0	0.0	0.0	0.0	0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.7	9.7	10.9	12.9	18.0	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	12.2	13.5	15.4	18.1	25.3	ns
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH	0.00	0.00	0.00	0.10	0.01	ns/pF
d <sub>THL</sub>	Capacity Loading, HIGH to LOW	0.09	0.10	0.10	0.10	0.10	ns/pF

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>TTL Output Module Timing<sup>4</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH	2.5	2.8	3.2	3.7	5.2	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	3.0	3.3	3.7	4.4	6.1	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns				
t <sub>GLH</sub>	G-to-Pad HIGH	2.9	3.2	3.6	4.3	6.0	ns				
t <sub>GHL</sub>	G-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns				
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns				
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>TTL Output Module Timing<sup>5</sup></b>												
t <sub>DH</sub>	Data-to-Pad HIGH	2.4		2.7		3.1		3.6		5.1		ns
t <sub>DHL</sub>	Data-to-Pad LOW	2.8		3.2		3.6		4.2		5.9		ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.5		2.8		3.2		3.8		5.3		ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	2.8		3.1		3.5		4.2		5.9		ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.2		5.7		6.5		7.6		10.7		ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z	4.8		5.3		6.0		7.1		9.9		ns
t <sub>GLH</sub>	G-to-Pad HIGH	2.9		3.2		3.6		4.3		6.0		ns
t <sub>GHL</sub>	G-to-Pad LOW	2.9		3.2		3.6		4.3		6.0		ns
t <sub>LSU</sub>	I/O Latch Output Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t <sub>LH</sub>	I/O Latch Output Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O	5.6		6.1		6.9		8.1		11.4		ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O	10.6		11.8		13.4		15.7		22.0		ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07		ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06		ns/pF

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>	
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>
<b>Logic Module Sequential Timing<sup>3,4</sup></b>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t <sub>GO</sub>	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t <sub>INH</sub>	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>INSU</sub>	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t <sub>ILA</sub>	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.5		3.9		4.5		5.2		7.3 ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.5		2.7		3.1		3.6		5.1 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.7		3.0		3.3		3.9		5.5 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.9		3.3		3.7		4.3		6.1 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.3		5.8		6.6		7.8		10.9 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.9		5.5		6.2		7.3		10.2 ns
t <sub>GLH</sub>	G-to-Pad HIGH		5.0		5.6		6.3		7.5		10.4 ns
t <sub>GHL</sub>	G-to-Pad LOW		5.0		5.6		6.3		7.5		10.4 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.7		6.3		7.1		8.4		11.8 ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.8		8.6		9.8		11.5		16.1 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.07		0.08		0.09		0.10		0.14 ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.07		0.08		0.09		0.10		0.14 ns/pF

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay	1.9		2.1		2.3		2.7		3.8	ns
t <sub>PDD</sub>	Internal Decode Module Delay	2.2		2.5		2.8		3.3		4.7	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.3		1.5		1.7		2.0		2.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.8		2.0		2.3		2.7		3.7	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	2.3		2.5		2.8		3.4		4.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	2.8		3.1		3.5		4.1		5.7	ns

Input, output, tristate or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/Os pins are configured by the Designer software as shown in Table 46, page 84.

**Table 46 • Configuration of Unused I/Os**

Device	Configuration
A40MX02, A40MX04	Pulled LOW
A42MX09, A42MX16	Pulled LOW
A42MX24, A42MX36	Tristated

In all cases, it is recommended to tie all unused MX I/O pins to LOW on the board. This applies to all dual-purpose pins when configured as I/Os as well.

#### **LP, Low Power Mode**

Controls the low power mode of all 42MX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation in 200  $\mu$ s after the LP pin is driven to a logic LOW.

#### **MODE, Mode**

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). The MODE pin is held HIGH to provide verification capability. The MODE pin should be terminated to GND through a 10k $\Omega$  resistor so that the MODE pin can be pulled HIGH when required.

#### **NC, No Connection**

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

#### **PRA, I/O**

#### **PRB, I/OProbe A/B**

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

#### **QCLKA/B/C/D, I/O Quadrant Clock**

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as user I/Os.

#### **SDI, I/OSerial Data Input**

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

#### **SDO, I/OSerial Data Output**

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" command is run. It will return to user I/O when "checksum" is complete.

#### **TCK, I/O Test Clock**

**Table 49 • PL84**

<b>PL84</b>	<b>Pin Number</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
47	I/O	I/O	I/O	I/O	WD, I/O
48	I/O	I/O	I/O	I/O	
49	I/O	GND	GND	GND	
50	I/O	I/O	I/O	I/O	WD, I/O
51	I/O	I/O	I/O	I/O	WD, I/O
52	I/O	SDO, I/O	SDO, I/O	SDO, TDO, I/O	
53	I/O	I/O	I/O	I/O	
54	I/O	I/O	I/O	I/O	
55	I/O	I/O	I/O	I/O	
56	I/O	I/O	I/O	I/O	
57	I/O	I/O	I/O	I/O	
58	I/O	I/O	I/O	I/O	
59	I/O	I/O	I/O	I/O	
60	GND	I/O	I/O	I/O	
61	GND	I/O	I/O	I/O	
62	I/O	I/O	I/O	TCK, I/O	
63	I/O	LP	LP	LP	
64	CLK, I/O	VCCA	VCCA	VCCA	
65	I/O	VCCI	VCCI	VCCI	
66	MODE	I/O	I/O	I/O	
67	VCC	I/O	I/O	I/O	
68	VCC	I/O	I/O	I/O	
69	I/O	I/O	I/O	I/O	
70	I/O	GND	GND	GND	
71	I/O	I/O	I/O	I/O	
72	SDI, I/O	I/O	I/O	I/O	
73	DCLK, I/O	I/O	I/O	I/O	
74	PRA, I/O	I/O	I/O	I/O	
75	PRB, I/O	I/O	I/O	I/O	
76	I/O	SDI, I/O	SDI, I/O	SDI, I/O	
77	I/O	I/O	I/O	I/O	
78	I/O	I/O	I/O	WD, I/O	
79	I/O	I/O	I/O	WD, I/O	
80	I/O	I/O	I/O	WD, I/O	
81	I/O	PRA, I/O	PRA, I/O	PRA, I/O	
82	GND	I/O	I/O	I/O	
83	I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O	

**Table 52 • PQ160**

<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	95	I/O	I/O	I/O
	96	I/O	I/O	WD, I/O
	97	I/O	I/O	I/O
	98	VCCA	VCCA	VCCA
	99	GND	GND	GND
	100	NC	I/O	I/O
	101	I/O	I/O	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	I/O	I/O	WD, I/O
	107	I/O	I/O	WD, I/O
	108	I/O	I/O	I/O
	109	GND	GND	GND
	110	NC	I/O	I/O
	111	I/O	I/O	WD, I/O
	112	I/O	I/O	WD, I/O
	113	I/O	I/O	I/O
	114	NC	VCCI	VCCI
	115	I/O	I/O	WD, I/O
	116	NC	I/O	WD, I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	TDI, I/O
	119	I/O	I/O	TMS, I/O
	120	GND	GND	GND
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	GND	GND	GND
	126	I/O	I/O	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	NC	I/O	I/O
	130	GND	GND	GND
	131	I/O	I/O	I/O

**Table 52 • PQ160**

<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	132	I/O	I/O	I/O
	133	I/O	I/O	I/O
	134	I/O	I/O	I/O
	135	NC	VCCA	VCCA
	136	I/O	I/O	I/O
	137	I/O	I/O	I/O
	138	NC	VCCA	VCCA
	139	VCCI	VCCI	VCCI
	140	GND	GND	GND
	141	NC	I/O	I/O
	142	I/O	I/O	I/O
	143	I/O	I/O	I/O
	144	I/O	I/O	I/O
	145	GND	GND	GND
	146	NC	I/O	I/O
	147	I/O	I/O	I/O
	148	I/O	I/O	I/O
	149	I/O	I/O	I/O
	150	NC	VCCA	VCCA
	151	NC	I/O	I/O
	152	NC	I/O	I/O
	153	NC	I/O	I/O
	154	NC	I/O	I/O
	155	GND	GND	GND
	156	I/O	I/O	I/O
	157	I/O	I/O	I/O
	158	I/O	I/O	I/O
	159	MODE	MODE	MODE
	160	GND	GND	GND

**Table 57 • TQ176**

<b>TQ176</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	121	NC	NC	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	NC	I/O	I/O
	126	NC	NC	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	I/O	I/O	I/O
	130	I/O	I/O	I/O
	131	I/O	I/O	I/O
	132	I/O	I/O	I/O
	133	GND	GND	GND
	134	I/O	I/O	I/O
	135	SDI, I/O	SDI, I/O	SDI, I/O
	136	NC	I/O	I/O
	137	I/O	I/O	WD, I/O
	138	I/O	I/O	WD, I/O
	139	I/O	I/O	I/O
	140	NC	VCCI	VCCI
	141	I/O	I/O	I/O
	142	I/O	I/O	I/O
	143	NC	I/O	I/O
	144	NC	I/O	WD, I/O
	145	NC	NC	WD, I/O
	146	I/O	I/O	I/O
	147	NC	I/O	I/O
	148	I/O	I/O	I/O
	149	I/O	I/O	I/O
	150	I/O	I/O	WD, I/O
	151	NC	I/O	WD, I/O
	152	PRA, I/O	PRA, I/O	PRA, I/O
	153	I/O	I/O	I/O
	154	CLKA, I/O	CLKA, I/O	CLKA, I/O
	155	VCCA	VCCA	VCCA
	156	GND	GND	GND
	157	I/O	I/O	I/O

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
D20	I/O
E1	I/O
E2	I/O
E3	I/O
E4	VCCA
E17	VCCI
E18	I/O
E19	I/O
E20	I/O
F1	I/O
F2	I/O
F3	I/O
F4	VCCI
F17	I/O
F18	I/O
F19	I/O
F20	I/O
G1	I/O
G2	I/O
G3	I/O
G4	VCCI
G17	VCCI
G18	I/O
G19	I/O
G20	I/O
H1	I/O
H2	I/O
H3	I/O
H4	VCCA
H17	I/O
H18	I/O
H19	I/O
H20	I/O
J1	I/O
J2	I/O
J3	I/O
J4	VCCI

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
J9	GND
J10	GND
J11	GND
J12	GND
J17	VCCA
J18	I/O
J19	I/O
J20	I/O
K1	I/O
K2	I/O
K3	I/O
K4	VCCI
K9	GND
K10	GND
K11	GND
K12	GND
K17	I/O
K18	VCCA
K19	VCCA
K20	LP
L1	I/O
L2	I/O
L3	VCCA
L4	VCCA
L9	GND
L10	GND
L11	GND
L12	GND
L17	VCCI
L18	I/O
L19	I/O
L20	TCK, I/O
M1	I/O
M2	I/O
M3	I/O
M4	VCCI
M9	GND

**Table 61 • PG132**

<b>PG132</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
N10	I/O
M10	I/O
N11	I/O
L10	I/O
M11	I/O
N12	SDO
M12	I/O
L11	I/O
N13	I/O
M13	I/O
K11	I/O
L12	I/O
L13	I/O
K13	I/O
H10	I/O
J12	I/O
J13	I/O
H11	I/O
H12	I/O
H13	VKS
G13	VPP