



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	140
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-1tqg176m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Power Matters.\*

Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

#### **About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



# **Tables**

Table 1	Product profile
Table 2	Plastic Device Resources
Table 3	Ceramic Device Resources
Table 4	Temperature Grade Offerings
Table 5	Speed Grade Offerings
Table 6	Voltage Support of MX Devices
Table 7	Fixed Capacitance Values for MX FPGAs (pF)
Table 8	Device Configuration Options for Probe Capability
Table 9	Test Access Port Descriptions
Table 10	Supported BST Public Instructions
Table 11	Boundary Scan Pin Configuration and Functionality19
Table 12	Absolute Maximum Ratings for 40MX Devices*
Table 13	Absolute Maximum Ratings for 42MX Devices*
Table 14	Recommended Operating Conditions
Table 15	5V TTL Electrical Specifications
Table 16	Absolute Maximum Ratings for 40MX Devices*
Table 17	Absolute Maximum Ratings for 42MX Devices*
Table 18	Recommended Operating Conditions
Table 19	3.3V LVTTL Electrical Specifications
Table 20	Absolute Maximum Ratings*
Table 21	Recommended Operating Conditions
Table 22	Mixed 5.0V/3.3V Electrical Specifications
Table 23	DC Specification (5.0 V PCI Signaling) 2
Table 24	AC Specifications (5.0V PCI Signaling)* · · · · · · · · · · · · · · · · · · ·
Table 25	Mixed 5.0V/3.3V Electrical Specifications 25 DC Specification (5.0 V PCI Signaling) 2 AC Specifications (5.0V PCI Signaling)* 2 DC Specification (3.3 V PCI Signaling) 2
Table 26	AC Specifications for (3.3 V PCI Signaling)
Table 27	Package Thermal Characteristics
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25$ °C, VCCA = 5.0 V) 38
Table 29	40MX Temperature and Voltage Derating Factors(Normalized to TJ = 25°C, VCC = 5.0 V) 38
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to TJ = 25°C, VCCA = 3.3 V) 39
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V) 39
Table 32	Clock Specification for 33 MHz PCI
Table 33	Timing Parameters for 33 MHz PCI
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation)
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	$VCC = 4.75 \text{ V}, \text{ T}_{J} = 70^{\circ}\text{C})$
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	$VCC = 3.0 \text{ V}, \text{ T}_{J} = 70^{\circ}\text{C})$
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 4.75 V, T <sub>J</sub> = 70°C)
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	$VCCA = 3.0 \text{ V}, T_J = 70^{\circ}C)$
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 4.75 V, T <sub>J</sub> = 70°C)
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	$VCCA = 3.0 \text{ V}, T_J = 70^{\circ}C)$
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 4.75 V, T <sub>J</sub> = 70°C)
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	$VCCA = 3.0 \text{ V}, T_J = 70^{\circ}C)$
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions,
	VCCA = 4.75 V, T <sub>J</sub> = 70°C)
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,



## 2 40MX and 42MX FPGA Families

### 2.1 Features

The following sections list out various features of the 40MX and 42MX FPGA family devices.

### 2.1.1 High Capacity

- Single-Chip ASIC Alternative
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins

### 2.1.2 High Performance

- 5.6 ns Clock-to-Out
- 250 MHz Performance
- 5 ns Dual-Port SRAM Access
- 100 MHz FIFOs
- 7.5 ns 35-Bit Address Decode

### 2.1.3 HiRel Features

- Commercial, Industrial, Automotive, and Military Temperature Plastic Packages
- Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages
- QML Certification
- Ceramic Devices Available to DSCC SMD

### 2.1.4 Ease of Integration

- Mixed-Voltage Operation (5.0 V or 3.3 V for core and I/Os), with PCI-Compliant I/Os
- Up to 100% Resource Utilization and 100% Pin Locking
- · Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

### 2.2 Product Profile

The following table gives the features of the products.

Table 1 • Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Capacity						
System Gates	3,000	6,000	14,000	24,000	36,000	54,000
SRAM Bits	_	_	_	_	_	2,560
Logic Modules						
Sequential	_	_	348	624	954	1,230
Combinatorial	295	547	336	608	912	1,184
Decode	_	_	_	_	24	24
Clock-to-Out	9.5 ns	9.5 ns	5.6 ns	6.1 ns	6.1 ns	6.3 ns
SRAM Modules						
(64x4 or 32x8)	_	_	_	_	_	10
Dedicated Flip-Flops	_	_	348	624	954	1,230



Table 1 • Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Maximum Flip-Flops	147	273	516	928	1,410	1,822
Clocks	1	1	2	2	2	6
User I/O (maximum)	57	69	104	140	176	202
PCI	_	_	_	_	Yes	Yes
Boundary Scan Test (BST)	-	-	_	_	Yes	Yes
Packages (by pin count)						
PLCC	44, 68	44, 68, 84	84	84	84	_
PQFP	100	100	100, 144, 160	100, 160, 208	160, 208	208, 240
VQFP	80	80	100	100	_	_
TQFP	_	_	176	176	176	_
CQFP	_	_	_	172	_	208, 256
PBGA	_	_	_	_	_	272
CPGA	_	_	132	_	_	_



# 3 40MX and 42MX FPGAs

## 3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

### 3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.


## 3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).


The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.




Figure 4 • 42MX S-Module Implementation




Up to 7-Input Function Plus D-Type Flip-Flop with Clear



Up to 7-Input Function Plus Latch



Up to 4-Input Function Plus Latch with Clear



Up to 8-Input Function (Same as C-Module)

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

### 3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.



Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

		-3 Speed	-2 Speed	-1 Speed	Std Speed	-F Speed	
Parame	eter / Description	Min. Max.	Units				
CMOS	Output Module Timing <sup>5</sup>						
t <sub>DLH</sub>	Data-to-Pad HIGH	3.2	3.6	4.0	4.7	6.6	ns
t <sub>DHL</sub>	Data-to-Pad LOW	2.5	2.7	3.1	3.6	5.1	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns
t <sub>GLH</sub>	G-to-Pad HIGH	5.1	5.6	6.4	7.5	10.5	ns
t <sub>GHL</sub>	G-to-Pad LOW	5.1	5.6	6.4	7.5	10.5	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF

<sup>1.</sup> For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, point and position whichever is appropriate.

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Speed	–2 Sp	eed	-1 Speed	Std Speed	-F Speed	
Parame	eter / Description	Min. Max.	Min.	Max.	Min. Max.	Min. Max.	Min. Max.	Units
Logic N	Module Propagation Delays <sup>1</sup>							
t <sub>PD1</sub>	Single Module	1.9		2.1	2.4	2.8	4.0	ns
t <sub>CO</sub>	Sequential Clock-to-Q	2.0		2.2	2.5	3.0	4.2	ns
t <sub>GO</sub>	Latch G-to-Q	1.9		2.1	2.4	2.8	4.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	2.2		2.4	2.8	3.3	4.6	ns
Logic N	Module Predicted Routing Delays <sup>2</sup>							
t <sub>RD1</sub>	FO = 1 Routing Delay	1.1		1.2	1.4	1.6	2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.5		1.6	1.8	2.1	3.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	1.8		2.0	2.3	2.7	3.8	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	2.2		2.4	2.7	3.2	4.5	ns
t <sub>RD8</sub>	FO = 8 Routing Delay	3.6		4.0	4.5	5.3	7.5	ns

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

<sup>3.</sup> Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

<sup>4.</sup> Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

<sup>5.</sup> Delays based on 35 pF loading



Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

		-3 S∣	peed	-2 Sp	peed	-1 S	peed	Std S	Speed	−F Sp	eed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad),64 Clock Loading		11.3		12.5		14.2		16.7		23.3	ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.05		0.05		0.06		0.07		0.10	ns/pF

- 1. For dual-module macros use tPD1 + tRD1 + taped, to + tRD1 + taped, or tPD1 + tRD1 + tusk, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing ansalysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- 4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>.I</sub> = 70°C)

		−3 S	peed	-2 S <sub>I</sub>	peed	-1 S <sub> </sub>	peed	Std S	Speed	−F S	peed	
Paramete	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic Mo	odule Combinatorial Functions <sup>1</sup>											
t <sub>PD</sub>	Internal Array Module Delay		1.2		1.3		1.5		1.8		2.5	ns
t <sub>PDD</sub>	Internal Decode Module Delay		1.4		1.6		1.8		2.1		3.0	ns
Logic Mo	odule Predicted Routing Delays <sup>2</sup>											
t <sub>RD1</sub>	FO = 1 Routing Delay		8.0		0.9		1.0		1.2		1.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.0		1.2		1.3		1.5		2.1	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.6	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.5		1.7		1.9		2.2		3.1	ns
t <sub>RD5</sub>	FO = 8 Routing Delay		2.4		2.7		3.0		3.6		5.0	ns
Logic Mo	odule Sequential Timing <sup>3, 4</sup>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output		1.3		1.4		1.6		1.9		2.7	ns
t <sub>GO</sub>	Latch Gate-to-Output		1.2		1.3		1.5		1.8		2.5	ns
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.3		0.4		0.4		0.5		0.7		ns
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output		1.4		1.6		1.8		2.1		2.9	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.4		0.5		0.5		0.6		0.8		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.3		3.7		4.2		4.9		6.9		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	4.4		4.8		5.3		6.5		9.0		ns



Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

			-3 S∣	peed	-2 S <sub>I</sub>	peed	-1 S	peed	Std S	peed	−F S	peed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Out	tput Module Timing <sup>5</sup> (cont	inued)											
t <sub>LH</sub>	I/O Latch Output Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.7		8.5		9.6		11.3		15.9	ns
t <sub>ACO</sub>	Array Latch Clock-to-Ou (Pad-to-Pad) 32 I/O	t		14.8		16.5		18.7		22.0		30.8	ns
d <sub>TLH</sub>	Capacitive Loading, LOV	V to HIGH		0.05		0.05		0.06		0.07		0.10	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIG	H to LOW		0.04		0.04		0.05		0.06		0.08	ns/pF
CMOS	Output Module Timing <sup>5</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			4.8		5.3		5.5		6.4		9.0	ns
t <sub>DHL</sub>	Data-to-Pad LOW			3.5		3.9		4.1		4.9		6.8	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW			3.4		4.0		5.0		5.8		8.2	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z			7.2		8.0		9.0		10.7		14.9	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9	ns
t <sub>GLH</sub>	G-to-Pad HIGH			6.8		7.6		8.6		10.1		14.2	ns
t <sub>GHL</sub>	G-to-Pad LOW			6.8		7.6		8.6		10.1		14.2	ns
t <sub>LSU</sub>	I/O Latch Set-Up		0.7		0.7		8.0		1.0		1.4		ns
t <sub>LH</sub>	I/O Latch Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.7		8.5		9.6		11.3		15.9	ns
t <sub>ACO</sub>	Array Latch Clock-to-Ou (Pad-to-Pad) 32 I/O	t		14.8		16.5		18.7		22.0		30.8	ns
d <sub>TLH</sub>	Capacitive Loading, LOV	V to HIGH		0.05		0.05		0.06		0.07		0.10	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIG	H to LOW		0.04		0.04		0.05		0.06		0.08	ns/pF
t <sub>HEXT</sub>	•	FO = 32 FO = 486	3.9 4.6		4.3 5.2		4.9 5.8		5.7 6.9		8.1 9.6		ns ns
t <sub>P</sub>		FO = 32 FO = 486	7.8 8.6		8.7 9.5		9.5 10.4		10.8 11.9		18.2 19.9		ns ns

<sup>1.</sup> For dual-module macros, use  $t_{PD1}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{CO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

<sup>3.</sup> Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

<sup>4.</sup> Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

<sup>5.</sup> Delays based on 35 pF loading.



Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

			-3 S	peed	-2 Sp	peed	-1 Sp	peed	Std S	peed	–F Sp	eed	
Parame	Parameter / Description			Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>SUEXT</sub>	Input Latch External	FO = 32	0.0		0.0		0.0		0.0		0.0		ns
	Set-Up	FO = 635	0.0		0.0		0.0		0.0		0.0		ns
t <sub>HEXT</sub>	Input Latch External	FO = 32	2.8		3.2		3.6		4.2		5.9		ns
	Hold	FO = 635	3.3		3.7		4.2		4.9		6.9		ns
t <sub>P</sub>	Minimum Period	FO = 32	5.5		6.1		6.6		7.6		12.7		ns
	(1/f <sub>MAX</sub> )	FO = 635	6.0		6.6		7.2		8.3		13.8		ns
f <sub>MAX</sub>	Maximum Datapath	FO = 32		180		164		151		131		79	MHz
	Frequency	FO = 635		166		151		139		121		73	MHz
TTL Out	tput Module Timing <sup>5</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			2.6		2.8		3.2		3.8		5.3	ns
t <sub>DHL</sub>	Data-to-Pad LOW			3.0		3.3		3.7		4.4		6.2	ns
t <sub>ENZH</sub>	Enable Pad Z to HIG	Н		2.7		3.0		3.3		3.9		5.5	ns
t <sub>ENZL</sub>	Enable Pad Z to LOV	V		3.0		3.3		3.7		4.3		6.1	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to	Z		5.3		5.8		6.6		7.8		10.9	ns



Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### TDI, I/OTest Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### TDO, I/OTest Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### TMS, I/OTest Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a  $10k\Omega$  pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

#### VCC, Supply Voltage

Input supply voltage for 40MX devices

#### VCCA, Supply Voltage

Supply voltage for array in 42MX devices

### VCCI, Supply Voltage

Supply voltage for I/Os in 42MX devices

#### WD, I/OWide Decode Output

When a wide decode module is used in a 42MX device this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.



# 4 Package Pin Assignments

The following figures and tables give the details of the package pin assignments.

Figure 38 • PL44




Table 47 • PL44

	PL44		
1/O	Pin Number	A40MX02 Function	A40MX04 Function
VCC   VCC	1	I/O	I/O
1/O	2	I/O	I/O
1/O	3	VCC	VCC
I/O	4	I/O	I/O
I/O	5	I/O	I/O
1/O	6	I/O	I/O
I/O	7	I/O	I/O
GND GND GND  11 I/O I/O  12 I/O I/O  13 I/O I/O  14 VCC VCC  15 I/O I/O  16 VCC VCC  17 I/O I/O  18 I/O I/O  19 I/O I/O	8	I/O	I/O
1	9	I/O	I/O
1/O	10	GND	GND
3	11	I/O	I/O
14     VCC       15     I/O       16     VCC       17     I/O       18     I/O       19     I/O	12	I/O	I/O
15 I/O I/O 16 VCC VCC 17 I/O I/O 18 I/O I/O 19 I/O I/O	13	I/O	I/O
16     VCC       17     I/O       18     I/O       19     I/O	14	VCC	VCC
17 I/O I/O 18 I/O I/O 19 I/O I/O	15	I/O	I/O
8	16	VCC	VCC
9 I/O I/O	17	I/O	I/O
	18	I/O	I/O
20 I/O I/O	19	I/O	I/O
	20	I/O	I/O



Figure 42 • PQ144




Table 51 • PQ144


PQ144		
Pin Number	A42MX09 Function	
1	I/O	
2	MODE	
3	I/O	
4	I/O	
5	I/O	



Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
206	I/O	I/O	I/O
207	DCLK, I/O	DCLK, I/O	DCLK, I/O
208	I/O	I/O	I/O

Figure 45 • PQ240



Note: This figure shows the 240-Pin PQFP Package top view.

Table 54 • PQ240

PQ240		
Pin Number	A42MX36 Function	
1	I/O	
2	DCLK, I/O	
3	I/O	
4	I/O	
5	I/O	
6	WD, I/O	
7	WD, I/O	
8	VCCI	
9	I/O	
10	I/O	
11	I/O	
12	I/O	
13	I/O	
14	I/O	



Table 54 • PQ240

PQ240		
Pin Number	A42MX36 Function	
52	VCCI	
53	I/O	
54	WD, I/O	
55	WD, I/O	
56	I/O	
57	SDI, I/O	
58	I/O	
59	VCCA	
60	GND	
61	GND	
62	I/O	
63	I/O	
64	I/O	
65	I/O	
66	I/O	
67	I/O	
68	I/O	
69	I/O	
70	I/O	
71	VCCI	
72	I/O	
73	I/O	
74	I/O	
75	I/O	
76	I/O	
77	I/O	
78	I/O	
79	I/O	
80	I/O	
81	I/O	
82	I/O	
83	I/O	
84	I/O	
85	VCCA	
86	I/O	
87	I/O	
88	VCCA	



Table 55 • VQ80

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
13	VCC	VCC
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	NC	I/O
18	NC	I/O
19	NC	I/O
20	VCC	VCC
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	GND	GND
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	VCC	VCC
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	I/O	I/O
41	NC	I/O
42	NC	I/O
43	NC	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	GND	GND
48	I/O	I/O



Figure 47 • VQ100




Table 56 • VQ100

A42MX09 Function	A42MX16 Function
I/O	I/O
MODE	MODE
I/O	I/O
GND	GND
I/O	I/O
VCCA	NC
VCCI	VCCI
I/O	I/O
GND	GND
	Function  I/O  MODE  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/



Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
207	I/O
208	I/O
209	QCLKC, I/O
210	I/O
211	WD, I/O
212	WD, I/O
213	I/O
214	I/O
215	WD, I/O
216	WD, I/O
217	I/O
218	PRB, I/O
219	I/O
220	CLKB, I/O
221	I/O
222	GND
223	GND
224	VCCA
225	VCCI
226	I/O
227	CLKA, I/O
228	I/O
229	PRA, I/O
230	I/O
231	I/O
232	WD, I/O
233	WD, I/O
234	I/O
235	I/O
236	I/O
237	I/O
238	I/O
239	I/O
240	QCLKD, I/O
241	I/O
242	WD, I/O
243	GND



Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
V16	I/O
V17	I/O
V18	SDO, TDO, I/O
V19	I/O
V20	I/O
W1	GND
W2	GND
W3	I/O
W4	TMS, I/O
W5	I/O
W6	I/O
W7	I/O
W8	WD, I/O
W9	WD, I/O
W10	I/O
W11	I/O
W12	I/O
W13	WD, I/O
W14	I/O
W15	I/O
W16	WD, I/O
W17	I/O
W18	WD, I/O
W19	GND
W20	GND
Y1	GND
Y2	GND
Y3	I/O
Y4	TDI, I/O
Y5	WD, I/O
Y6	I/O
Y7	QCLKA, I/O
Y8	I/O
Y9	I/O
Y10	I/O
Y11	I/O
Y12	I/O
-	



Table 62 • CQ172

21	I/O
22	GND
23	VCCI
24	VSV
25	I/O
26	I/O
27	VCC
28	I/O
29	I/O
30	I/O
31	I/O
32	GND
33	I/O
34	I/O
35	I/O
36	I/O
37	GND
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	BININ
45	BINOUT
46	I/O
47	I/O
48	I/O
49	I/O
50	VCCI
51	I/O
52	I/O
53	I/O
54	I/O
55	GND
56	I/O
57	I/O
58	I/O
59	I/O