



Welcome to [E-XFL.COM](#)

#### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	72
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-2pl84">https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-2pl84</a>


Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

**Figure 10 • 42MX I/O Module**



**Note:** \*Can be configured as a Latch or D Flip-Flop (Using C-Module)

**Figure 11 • PCI Output Structure of A42MX24 and A42MX36 Devices**



### 3.3 Other Architectural Features

The following sections cover other architectural features of 40MX and 42MX FPGAs.

#### 3.3.1 Performance

MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not require auxiliary configuration devices and thus are an optimal platform to integrate the functionality contained in multiple programmable logic devices. In addition, designs that previously would have required a gate array to meet performance can be integrated into an MX device with improvements in cost and time-to-market. Using timing-driven place-and-route (TDPR) tools, designers can achieve highly deterministic device performance.

#### 3.3.2 User Security

Microsemi FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and protect against unauthorized users attempting to access the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs protected with the highest level of security available from both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

#### 3.3.3 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor is designed to allow concurrent programming of multiple units from the same PC.

A sample calculation of the absolute maximum power dissipation allowed for a TQ176 package at commercial temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (\text{°C}) - \text{Max} \cdot \text{ambient temp} \cdot (\text{°C})}{\theta_{ja}(\text{°C/W})} = \frac{150\text{°C} - 70\text{°C}}{(28\text{°C})/\text{W}} = 2.86\text{W}$$

EQ 5




The maximum power dissipation for military-grade devices is a function of  $\theta_{jc}$ . A sample calculation of the absolute maximum power dissipation allowed for CQFP 208-pin package at military temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (\text{°C}) - \text{Max} \cdot \text{ambient temp} \cdot (\text{°C})}{\theta_{jc}(\text{°C/W})} = \frac{150\text{°C} - 125\text{°C}}{(6.3\text{°C})/\text{W}} = 3.97\text{W}$$

EQ 6

**Table 27 • Package Thermal Characteristics**

<b>Plastic Packages</b>	<b>Pin Count</b>	$\theta_{jc}$	$\theta_{ja}$			<b>Units</b>
			<b>Still Air</b>	<b>1.0 m/s 200 ft/min.</b>	<b>2.5 m/s 500 ft/min.</b>	
Plastic Quad Flat Pack	100	12.0	27.8	23.4	21.2	°C/W
Plastic Quad Flat Pack	144	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	160	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	208	8.0	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack	240	8.5	25.6	22.3	20.8	°C/W
Plastic Leaded Chip Carrier	44	16.0	20.0	24.5	22.0	°C/W
Plastic Leaded Chip Carrier	68	13.0	25.0	21.0	19.4	°C/W
Plastic Leaded Chip Carrier	84	12.0	22.5	18.9	17.6	°C/W
Thin Plastic Quad Flat Pack	176	11.0	24.7	19.9	18.0	°C/W
Very Thin Plastic Quad Flat Pack	80	12.0	38.2	31.9	29.4	°C/W
Very Thin Plastic Quad Flat Pack	100	10.0	35.3	29.4	27.1	°C/W
Plastic Ball Grid Array	272	3.0	18.3	14.9	13.9	°C/W
<b>Ceramic Packages</b>						
Ceramic Pin Grid Array	132	4.8	25.0	20.6	18.7	°C/W
Ceramic Quad Flat Pack	208	2.0	22.0	19.8	18.0	°C/W
Ceramic Quad Flat Pack	256	2.0	20.0	16.5	15.0	°C/W

**Figure 22 • AC Test Loads****Figure 23 • Input Buffer Delays****Figure 24 • Module Delays**

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>RD1</sub>	FO = 1 Routing Delay		2.0		2.2		2.5		3.0		4.2 ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t <sub>RD4</sub>	FO = 4 Routing Delay		4.2		4.8		5.4		6.3		8.9 ns
t <sub>RD8</sub>	FO = 8 Routing Delay		7.1		8.2		9.2		10.9		15.2 ns
<b>Logic Module Sequential Timing<sup>2</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up		4.3		4.9		5.6		6.6		9.2 ns
t <sub>HD</sub> <sup>3</sup>	Flip-Flop (Latch) Data Input Hold		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	4.3		4.9		5.6		6.6		9.2	ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.3		6.0		7.0		9.8 ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width		4.6		5.3		6.0		7.0		9.8 ns
t <sub>A</sub>	Flip-Flop Clock Input Period	6.8		7.8		8.9		10.4		14.6	ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency (FO = 128)		109		101		92		80		48 MHz
<b>Input Module Propagation Delays</b>											
t <sub>INYH</sub>	Pad-to-Y HIGH		1.0		1.1		1.3		1.5		2.1 ns
t <sub>INYL</sub>	Pad-to-Y LOW		0.9		1.0		1.1		1.3		1.9 ns
<b>Input Module Predicted Routing Delays<sup>1</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.9		3.4		3.8		4.5		6.3 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		4.4		5.0		5.7		6.7		9.4 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		5.1		5.9		6.7		7.8		11.0 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		8.0		9.26		10.5		12.6		17.3 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH FO = 16		6.4		7.4		8.3		9.8		13.7 ns
	FO = 128		6.4		7.4		8.3		9.8		13.7
t <sub>CKL</sub>	Input HIGH to LOW FO = 16		6.7		7.8		8.8		10.4		14.5 ns
	FO = 128		6.7		7.8		8.8		10.4		14.5
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
	FO = 128		3.3		3.8		4.3		5.1		7.1
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
	FO = 128		3.3		3.8		4.3		5.1		7.1
t <sub>CKSW</sub>	Maximum Skew	FO = 16	0.6		0.6		0.7		0.8		1.2 ns
	FO = 128		0.8		0.9		1.0		1.2		1.6

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>1</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5 ns
t <sub>DHL</sub>	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6 ns
d <sub>TLH</sub>	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07 ns/pF
d <sub>THL</sub>	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04 ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Propagation Delays</b>											
t <sub>PD1</sub>	Single Module		1.7		2.0		2.3		2.7		3.7 ns
t <sub>PD2</sub>	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0 ns
t <sub>CO</sub>	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t <sub>GO</sub>	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7 ns
<b>Logic Module Predicted Routing Delays<sup>1</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2 ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t <sub>RD4</sub>	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9 ns
t <sub>RD8</sub>	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2 ns
<b>Logic Module Sequential Timing<sup>2</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up		4.3		5.0		5.6		6.6		9.2 ns
t <sub>HD</sub> <sup>3</sup>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2	
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RD3</sub>	FO = 3 Routing Delay			1.3	1.4	1.6	1.9	2.7	ns			
t <sub>RD4</sub>	FO = 4 Routing Delay			1.6	1.7	2.0	2.3	3.2	ns			
t <sub>RD8</sub>	FO = 8 Routing Delay			2.6	2.9	3.2	3.8	5.3	ns			
<b>Logic Module Sequential Timing<sup>3,4</sup></b>												
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up		0.3	0.4	0.4	0.5	0.7			ns		
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.7		0.8	0.9	1.0	1.4			ns		
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.4		3.8	4.3	5.0	7.1			ns		
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	4.5		5.0	5.6	6.6	9.2			ns		
t <sub>A</sub>	Flip-Flop Clock Input Period	6.8		7.6	8.6	10.1	14.1			ns		
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>INSU</sub>	Input Buffer Latch Set-Up	0.5		0.5	0.6	0.7	1.0			ns		
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>OUTSU</sub>	Output Buffer Latch Set-Up	0.5		0.5	0.6	0.7	1.0			ns		
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency	215		195	179	156	94	MHz				
<b>Input Module Propagation Delays</b>												
t <sub>INYH</sub>	Pad-to-Y HIGH		1.1	1.2	1.3	1.6	2.2	ns				
t <sub>INYL</sub>	Pad-to-Y LOW		0.8	0.9	1.0	1.2	1.7	ns				
t <sub>INGH</sub>	G to Y HIGH		1.4	1.6	1.8	2.1	2.9	ns				
t <sub>INGL</sub>	G to Y LOW		1.4	1.6	1.8	2.1	2.9	ns				
<b>Input Module Predicted Routing Delays<sup>2</sup></b>												
t <sub>IRD1</sub>	FO = 1 Routing Delay		1.8	2.0	2.3	2.7	4.0	ns				
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.1	2.3	2.6	3.1	4.3	ns				
t <sub>IRD3</sub>	FO = 3 Routing Delay		2.3	2.6	3.0	3.5	4.9	ns				
t <sub>IRD4</sub>	FO = 4 Routing Delay		2.6	3.0	3.3	3.9	5.4	ns				
t <sub>IRD8</sub>	FO = 8 Routing Delay		3.6	4.0	4.6	5.4	7.5	ns				
<b>Global Clock Network</b>												
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	2.6	2.9	3.3	3.9	5.4	ns				
		FO = 384	2.9	3.2	3.6	4.3	6.0	ns				
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	3.8	4.2	4.8	5.6	7.8	ns				
		FO = 384	4.5	5.0	5.6	6.6	9.2	ns				
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	3.2	3.5	4.0	4.7	6.6	ns				
		FO = 384	3.7	4.1	4.6	5.4	7.6	ns				

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad),64 Clock Loading		11.3		12.5		14.2		16.7		23.3 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.04		0.04		0.05		0.06		0.08 ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.05		0.05		0.06		0.07		0.10 ns/pF

1. For dual-module macros use tPD1 + tRD1 + taped, to + tRD1 + taped, or tPD1 + tRD1 + tusk, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay		1.2		1.3		1.5		1.8		2.5 ns
t <sub>PDD</sub>	Internal Decode Module Delay		1.4		1.6		1.8		2.1		3.0 ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay		0.8		0.9		1.0		1.2		1.7 ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.0		1.2		1.3		1.5		2.1 ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.6 ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.5		1.7		1.9		2.2		3.1 ns
t <sub>RD5</sub>	FO = 8 Routing Delay		2.4		2.7		3.0		3.6		5.0 ns
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output		1.3		1.4		1.6		1.9		2.7 ns
t <sub>GO</sub>	Latch Gate-to-Output		1.2		1.3		1.5		1.8		2.5 ns
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.3		0.4		0.4		0.5		0.7	ns
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.4		0.5		0.5		0.6		0.8	ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width		3.3		3.7		4.2		4.9		6.9 ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width		4.4		4.8		5.3		6.5		9.0 ns

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4 ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9 ns
t <sub>GLH</sub>	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1 ns
t <sub>GHL</sub>	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3 ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06	ns/pF

- For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay	2.0		1.8		2.1		2.5		3.4	ns
t <sub>PDD</sub>	Internal Decode Module Delay	1.1		2.2		2.5		3.0		4.2	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.7		1.3		1.4		1.7		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	2.0		1.6		1.8		2.1		3.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	1.1		2.0		2.2		2.6		3.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	1.5		2.3		2.6		3.1		4.3	ns
t <sub>RD5</sub>	FO = 8 Routing Delay	1.8		3.7		4.2		5.0		7.0	ns

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>	
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>
<b>Logic Module Sequential Timing<sup>3,4</sup></b>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t <sub>GO</sub>	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t <sub>INH</sub>	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>INSU</sub>	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t <sub>ILA</sub>	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay	1.3	1.5	1.7	2.0	2.7	ns				
t <sub>PDD</sub>	Internal Decode Module Delay	1.6	1.8	2.0	2.4	3.3	ns				
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	0.9	1.0	1.2	1.4	2.0	ns				
t <sub>RD2</sub>	FO = 2 Routing Delay	1.3	1.4	1.6	1.9	2.7	ns				
t <sub>RD3</sub>	FO = 3 Routing Delay	1.6	1.8	2.0	2.4	3.4	ns				
t <sub>RD4</sub>	FO = 4 Routing Delay	2.0	2.2	2.5	2.9	4.1	ns				
t <sub>RD5</sub>	FO = 8 Routing Delay	3.3	3.7	4.2	4.9	6.9	ns				
t <sub>RDD</sub>	Decode-to-Output Routing Delay	0.3	0.4	0.4	0.5	0.7	ns				
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output	1.3	1.4	1.6	1.9	2.7	ns				
t <sub>GO</sub>	Latch Gate-to-Output	1.3	1.4	1.6	1.9	2.7	ns				
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.3	0.3	0.4	0.5	0.7	ns				
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output	1.6	1.7	2.0	2.3	3.2	ns				
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.7	0.8	0.9	1.0	1.4	ns				
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.7	4.2	4.9	6.9	ns				
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	4.4	4.8	5.5	6.4	9.0	ns				
<b>Synchronous SRAM Operations</b>											
t <sub>RC</sub>	Read Cycle Time	6.8	7.5	8.5	10.0	14.0	ns				
t <sub>WC</sub>	Write Cycle Time	6.8	7.5	8.5	10.0	14.0	ns				
t <sub>RCKHL</sub>	Clock HIGH/LOW Time	3.4	3.8	4.3	5.0	7.0	ns				
t <sub>RCO</sub>	Data Valid After Clock HIGH/LOW	3.4	3.8	4.3	5.0	7.0	ns				
t <sub>ADSU</sub>	Address/Data Set-Up Time	1.6	1.8	2.0	2.4	3.4	ns				
<b>Synchronous SRAM Operations (continued)</b>											
t <sub>ADH</sub>	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>RENSU</sub>	Read Enable Set-Up	0.6	0.7	0.8	0.9	1.3	ns				
t <sub>RENH</sub>	Read Enable Hold	3.4	3.8	4.3	5.0	7.0	ns				
t <sub>WENSU</sub>	Write Enable Set-Up	2.7	3.0	3.4	4.0	5.6	ns				
t <sub>WENH</sub>	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>BENS</sub>	Block Enable Set-Up	2.8	3.1	3.5	4.1	5.7	ns				
t <sub>BENH</sub>	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.8	3.1	3.5	4.1	4.1	5.7	ns		
t <sub>IRD2</sub>	FO = 2 Routing Delay		3.2	3.5	4.1	4.8	4.8	6.7	ns		
t <sub>IRD3</sub>	FO = 3 Routing Delay		3.7	4.1	4.7	5.5	5.5	7.7	ns		
t <sub>IRD4</sub>	FO = 4 Routing Delay		4.2	4.6	5.3	6.2	6.2	8.7	ns		
t <sub>IRD8</sub>	FO = 8 Routing Delay		6.1	6.8	7.7	9.0	9.0	12.6	ns		
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	4.6	5.1	5.7	6.7	6.7	9.3	ns		
		FO = 635	5.0	5.6	6.3	7.4	7.4	10.3	ns		
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	7.8	11.0	ns		
		FO = 635	6.8	7.6	8.6	10.1	10.1	14.1	ns		
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t <sub>CKSW</sub>	Maximum Skew	FO = 32	1.0	1.2	1.3	1.5	1.5	2.2	ns		
		FO = 635	1.0	1.2	1.3	1.5	1.5	2.2	ns		
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	4.0	4.4	5.0	5.9	5.9	8.2	ns		
		FO = 635	4.6	5.2	5.9	6.9	6.9	9.6	ns		
t <sub>P</sub>	Minimum Period (1/f <sub>MAX</sub> )	FO = 32	9.2	10.2	11.1	12.7	12.7	21.2	ns		
		FO = 635	9.9	11.0	12.0	13.8	13.8	23.0	ns		
f <sub>MAX</sub>	Maximum Datapath Frequency	FO = 32	108	98	90	79	79	47	MHz		
		FO = 635	100	91	83	73	73	44	MHz		
<b>TTL Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.6	4.0	4.5	5.3	5.3	7.4	ns		
t <sub>DHL</sub>	Data-to-Pad LOW		4.2	4.6	5.2	6.2	6.2	8.6	ns		
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7	4.2	4.7	5.5	5.5	7.7	ns		
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1	4.6	5.2	6.1	6.1	8.5	ns		
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.34	8.2	9.3	10.9	10.9	15.3	ns		
<b>TTL Output Module Timing<sup>5</sup></b>											
t <sub>ENLZ</sub>	Enable Pad LOW to Z		6.9	7.6	8.7	10.2	10.2	14.3	ns		
t <sub>GLH</sub>	G-to-Pad HIGH		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t <sub>GHL</sub>	G-to-Pad LOW		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t <sub>LSU</sub>	I/O Latch Output Set-Up		0.7	0.7	0.8	1.0	1.0	1.4	ns		
t <sub>LH</sub>	I/O Latch Output Hold		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9	8.8	10.0	11.8	11.8	16.5	ns		

**Table 51 • PQ144**


<b>PQ144</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
80	GNDI
81	NC
82	I/O
83	I/O
84	I/O
85	I/O
86	I/O
87	I/O
88	VKS
89	VPP
90	VCC
91	VCCI
92	NC
93	VSV
94	I/O
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	GND
101	GNDI
102	NC
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	I/O
109	I/O
110	SDI
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	GNDQ

**Table 54 • PQ240**

<b>PQ240</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
89	VCCI
90	VCCA
91	LP
92	TCK, I/O
93	I/O
94	GND
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	VCCI
109	I/O
110	I/O
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	VCCA
119	GND
120	GND
121	GND
122	I/O
123	SDO, TDO, I/O
124	I/O
125	WD, I/O

**Table 54 • PQ240**

<b>PQ240</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
237	GND
238	MODE
239	VCCA
240	GND

**Figure 46 • VQ80****Table 55 • VQ80**


<b>VQ80</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O

**Table 57 • TQ176**

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
47	I/O	I/O	TDI, I/O
48	I/O	I/O	I/O
49	I/O	I/O	WD, I/O
50	I/O	I/O	WD, I/O
51	I/O	I/O	I/O
52	NC	VCCI	VCCI
53	I/O	I/O	I/O
54	NC	I/O	I/O
55	NC	I/O	WD, I/O
56	I/O	I/O	WD, I/O
57	NC	NC	I/O
58	I/O	I/O	I/O
59	I/O	I/O	WD, I/O
60	I/O	I/O	WD, I/O
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65	I/O	I/O	I/O
66	NC	I/O	I/O
67	GND	GND	GND
68	VCCA	VCCA	VCCA
69	I/O	I/O	WD, I/O
70	I/O	I/O	WD, I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	NC	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	NC	NC	WD, I/O
78	NC	I/O	WD, I/O
79	I/O	I/O	I/O
80	NC	I/O	I/O
81	I/O	I/O	I/O
82	NC	VCCI	VCCI
83	I/O	I/O	I/O

**Table 57 • TQ176**

<b>TQ176</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	121	NC	NC	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	NC	I/O	I/O
	126	NC	NC	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	I/O	I/O	I/O
	130	I/O	I/O	I/O
	131	I/O	I/O	I/O
	132	I/O	I/O	I/O
	133	GND	GND	GND
	134	I/O	I/O	I/O
	135	SDI, I/O	SDI, I/O	SDI, I/O
	136	NC	I/O	I/O
	137	I/O	I/O	WD, I/O
	138	I/O	I/O	WD, I/O
	139	I/O	I/O	I/O
	140	NC	VCCI	VCCI
	141	I/O	I/O	I/O
	142	I/O	I/O	I/O
	143	NC	I/O	I/O
	144	NC	I/O	WD, I/O
	145	NC	NC	WD, I/O
	146	I/O	I/O	I/O
	147	NC	I/O	I/O
	148	I/O	I/O	I/O
	149	I/O	I/O	I/O
	150	I/O	I/O	WD, I/O
	151	NC	I/O	WD, I/O
	152	PRA, I/O	PRA, I/O	PRA, I/O
	153	I/O	I/O	I/O
	154	CLKA, I/O	CLKA, I/O	CLKA, I/O
	155	VCCA	VCCA	VCCA
	156	GND	GND	GND
	157	I/O	I/O	I/O

**Figure 50 • CQ256****Table 59 • CQ256**

CQ256	
Pin Number	A42MX36 Function
1	NC
2	GND
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	GND
11	I/O
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
133	I/O
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	GND
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	I/O
153	I/O
154	I/O
155	VCCA
156	I/O
157	I/O
158	VCCA
159	VCCI
160	GND
161	I/O
162	I/O
163	I/O
164	I/O
165	GND
166	I/O
167	I/O
168	I/O
169	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
207	I/O
208	I/O
209	QCLKC, I/O
210	I/O
211	WD, I/O
212	WD, I/O
213	I/O
214	I/O
215	WD, I/O
216	WD, I/O
217	I/O
218	PRB, I/O
219	I/O
220	CLKB, I/O
221	I/O
222	GND
223	GND
224	VCCA
225	VCCI
226	I/O
227	CLKA, I/O
228	I/O
229	PRA, I/O
230	I/O
231	I/O
232	WD, I/O
233	WD, I/O
234	I/O
235	I/O
236	I/O
237	I/O
238	I/O
239	I/O
240	QCLKD, I/O
241	I/O
242	WD, I/O
243	GND

**Table 62 • CQ172**

138	I/O
139	I/O
140	I/O
141	GND
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	PROBA
149	I/O
150	CLKA
151	VCC
152	GND
153	I/O
154	CLKB
155	I/O
156	PROBB
157	I/O
158	I/O
159	I/O
160	I/O
161	GND
162	I/O
163	I/O
164	I/O
165	I/O
166	VCCI
167	I/O
168	I/O
169	I/O
170	I/O
171	DCLK