



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	72
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-2plg84i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Power Matters.*

Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



	$VCCA = 3.0 \text{ V}, T_1 = 70^{\circ}C)$	79
Table 46	Configuration of Unused I/Os	84
Table 47	PL44	
Table 48	PL68	88
Table 49	PL84	90
Table 50	PQ 100	93
Table 51	PQ144	97
Table 52	PQ160	
Table 53	PQ208	
Table 54	PQ240	
Table 55	VQ80	
Table 56	VQ100	123
Table 57	TQ176	126
Table 58	CQ208	
Table 59	CQ256	
Table 60	BG272	
Table 61	PG132	153
Table 62	CQ172	158



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies
 only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

1.3 **Revision 13.0**

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This
 marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)



Silicon Sculptor programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor is as follows:

- 1. Load the *.AFM file
- 2. Select the device to be programmed
- Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, see the AC225: Programming Antifuse Devices application note and the Silicon Sculptor 3 Programmers User Guide.

3.3.4 Power Supply

MX devices are designed to operate in both 5.0V and 3.3V environments. In particular, 42MX devices can operate in mixed 5.0 V/3.3 V systems. The following table describes the voltage support of MX devices.

Table 6 • Voltage Support of MX Devices

Device	VCC	VCCA	VCCI	Maximum Input Tolerance	Nominal Output Voltage
40MX	5.0 V	-	_	5.5 V	5.0 V
	3.3 V	-	_	3.6 V	3.3 V
42MX	-	5.0 V	5.0 V	5.5 V	5.0 V
	_	3.3 V	3.3 V	3.6 V	3.3 V
	_	5.0 V	3.3 V	5.5 V	3.3 V

For A42MX24 and A42MX36 devices the VCCA supply has to be monotonic during power up in order for the POR to issue reset to the JTAG state machine correctly. For more information, see the AC291: 42MX Family Devices Power-Up Behavior.

3.3.5 Power-Up/Down in Mixed-Voltage Mode

When powering up 42MX in mixed voltage mode (VCCA = 5.0 V and VCCI = 3.3 V), VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, one of two things will happen:

- The input protection diode on the I/Os will be forward biased
- The I/Os will be at logical High

In either case, ICC rises to high levels. For power-down, any sequence with VCCA and VCCI can be implemented.

3.3.6 Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot.

Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.



3.4.9 JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting **Tools > Device Selection**. This brings up the Device Selection dialog box as shown in the following figure. The JTAG test logic circuit can be enabled by clicking the "Reserve JTAG Pins" check box. The following table explains the pins' behavior in either mode.

Figure 15 • Device Selection Wizard



Table 11 • Boundary Scan Pin Configuration and Functionality

Reserve JTAG	Checked	Unchecked
TCK	BST input; must be terminated to logical HIGH or LOW to avoid floating	User I/O
TDI, TMS	BST input; may float or be tied to HIGH	User I/O
TDO	BST output; may float or be connected to TDI of another device	User I/O

3.4.10 TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

3.4.11 Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, see the *BSDL Files Format Description* application note.

BSDL files are grouped into two categories - generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs or inouts.

Generic files for MX devices are available on the Microsemi SoC Product Group's website:

http://www.microsemi.com/soc/techdocs/models/bsdl.html.

3.5 Development Tool Support

The MX family of FPGAs is fully supported by Libero[®] Integrated Design Environment (IDE). Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes SynplifyPro from Synopsys, ModelSim[®] HDL Simulator from Mentor Graphics[®] and Viewdraw.

Libero IDE includes place-and-route and provides a comprehensive suite of backend support tools for FPGA development, including timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor.



Predicted Routing Input Delays Internal Delays **Output Delays** Delays I/O Module I/O Module $t_{INPY} = 1.0 \text{ ns}$ t_{IRD1} = 2.0 ns Combinatorial M Ø Module t_{DLH} = 2.6 ns $t_{RD1} = 0.9 \text{ ns}$ t_{PD} =1.3 ns $t_{RD2} = 1.3 \text{ ns}$ $t_{RD4} = 2.0 \text{ ns}$ G Decode $t_{INH} = 0.0 \text{ ns}$ Module $t_{INSU} = 0.5 \text{ ns}$ $t_{RDD} = 0.3 \text{ ns}$ t_{INGO} = 1.4 ns $t_{PDD} = 1.6 \text{ ns}$ I/O Module Sequential Logic Module = 0.9 nsComb. $t_{ENHZ} = 5.3 \text{ ns}$ Logic Include G $t_{LH} = 0.00 \text{ ns}$ t_{CO} = 1.3 ns $t_{LSU} = 0.5 \text{ ns}$ $t_{SUD} = 3.0 \text{ ns}$ $t_{HD} = 0.0 \text{ ns}$ $t_{GHL} = 2.9 \text{ ns}$ Quadrant t_{CKH} =3.03 ns¹ Clocks

Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)

Note: 1. Load-dependent

FMAX=180 MHz

Note: 2. Values are shown for A42MX36 -3 at 5.0 V worst-case commercial conditions



WEN

WD[7:0]
WRAD[5:0]
BLKEN

WCLK

RD[7:0]

Old Data

Twenh

twenh

twenh

New Data

Figure 33 • 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)

3.10.7 Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45 μ m lithography, offer nominal levels of 100 Ω resistance and 7.0 fF capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

3.11 Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent; actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer software utility or by performing simulation with post-layout delays.

3.11.1 Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Microsemi's Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

3.11.2 Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add



Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

		-3 Sp	eed	-2 S	peed	-1 Sp	eed	Std S	Speed	−F S	peed	
Parame	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS	Output Module Timing ⁵											
t _{DLH}	Data-to-Pad HIGH		2.4		2.7		3.1		3.6		5.1	ns
t _{DHL}	Data-to-Pad LOW		2.9		3.2		3.6		4.3		6.0	ns
t _{ENZH}	Enable Pad Z to HIGH		2.7		2.9		3.3		3.9		5.5	ns
t _{ENZL}	Enable Pad Z to LOW		2.9		3.2		3.7		4.3		6.1	ns
t _{ENHZ}	Enable Pad HIGH to Z		4.9		5.4		6.2		7.3		10.2	ns
t _{ENLZ}	Enable Pad LOW to Z		5.3		5.9		6.7		7.9		11.1	ns
t _{GLH}	G-to-Pad HIGH		4.2		4.6		5.2		6.1		8.6	ns
t _{GHL}	G-to-Pad LOW		4.2		4.6		5.2		6.1		8.6	ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		5.2		5.8		6.6		7.7		10.8	ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		7.4		8.2		9.3		10.9		15.3	ns
d _{TLH}	Capacity Loading, LOW to HIGH		0.03		0.03		0.03		0.04		0.06	ns/pF
d _{THL}	Capacity Loading, HIGH to LOW		0.04		0.04		0.04		0.05		0.07	ns/pF

- For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- 4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, $T_J = 70$ °C)

	-3 Speed	-2 Speed	-1 Speed	Std Speed	-F Speed	
ter / Description	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Units
lodule Propagation Delays ¹						
Single Module	1.6	1.8	2.1	2.5	3.5	ns
Sequential Clock-to-Q	1.8	2.0	2.3	2.7	3.8	ns
Latch G-to-Q	1.7	1.9	2.1	2.5	3.5	ns
Flip-Flop (Latch) Reset-to-Q	2.0	2.2	2.5	2.9	4.1	ns
lodule Predicted Routing Delays ²						
FO = 1 Routing Delay	1.0	1.1	1.2	1.4	2.0	ns
FO = 2 Routing Delay	1.3	1.4	1.6	1.9	2.7	ns
FO = 3 Routing Delay	1.6	1.8	2.0	2.4	3.3	ns
	Single Module Sequential Clock-to-Q Latch G-to-Q Flip-Flop (Latch) Reset-to-Q Indule Predicted Routing Delays FO = 1 Routing Delay FO = 2 Routing Delay	Single Module 1.6 Sequential Clock-to-Q 1.7 Flip-Flop (Latch) Reset-to-Q 2.0 Indule Predicted Routing Delays 1.0 FO = 2 Routing Delay 1.3	ter / Description Min. Max. Min. Max. Min. Max. odule Propagation Delays¹ 1.6 1.8 Single Module 1.6 1.8 Sequential Clock-to-Q 1.8 2.0 Latch G-to-Q 1.7 1.9 Flip-Flop (Latch) Reset-to-Q 2.0 2.2 Indule Predicted Routing Delays² 1.0 1.1 FO = 1 Routing Delay 1.0 1.1 FO = 2 Routing Delay 1.3 1.4	ter / Description Min. Max. Min. Max.	Min. Max. Min. Max. <t< td=""><td>Iter / Description Min. Max. Min. Max.</td></t<>	Iter / Description Min. Max. Min. Max.



Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

			−3 S	peed	-2 S _I	peed	-1 S	peed	Std S	Speed	−F Sp	peed	
Paramet	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Mo	odule Propagation Dela	ys											
t _{INYH}	Pad-to-Y HIGH			1.5		1.6		1.8		2.17		3.0	ns
t _{INYL}	Pad-to-Y LOW			1.2		1.3		1.4		1.7		2.4	ns
t _{INGH}	G to Y HIGH			1.8		2.0		2.3		2.7		3.7	ns
t _{INGL}	G to Y LOW			1.8		2.0		2.3		2.7		3.7	ns
Input Mo	odule Predicted Routing	g Delays ²											
t _{IRD1}	FO = 1 Routing Delay			2.8		3.2		3.6		4.2		5.9	ns
t _{IRD2}	FO = 2 Routing Delay			3.2		3.5		4.0		4.7		6.6	ns
t _{IRD3}	FO = 3 Routing Delay			3.5		3.9		4.4		5.2		7.3	ns
t _{IRD4}	FO = 4 Routing Delay			3.9		4.3		4.9		5.7		8.0	ns
t _{IRD8}	FO = 8 Routing Delay			5.2		5.8		6.6		7.7		10.8	ns
Global C	Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 32 FO = 256		4.1 4.5		4.5 5.0		5.1 5.6		6.0 6.7		8.4 9.3	ns ns
t _{CKL}	Input HIGH to LOW	FO = 32 FO = 256		5.0 5.4		5.5 6.0		6.2 6.8		7.3 8.0		10.2 11.2	ns ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32 FO = 256	1.7 1.9		1.9 2.1		2.1 2.3		2.5 2.7		3.5 3.8		ns ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32 FO = 256	1.7 1.9		1.9 2.1		2.1 2.3		2.5 2.7		3.5 3.8		ns ns
t _{CKSW}	Maximum Skew	FO = 32 FO = 256		0.4 0.4		0.5 0.5		0.5 0.5		0.6 0.6		0.9 0.9	ns ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32 FO = 256	0.0		0.0		0.0		0.0		0.0		ns ns
t _{HEXT}	Input Latch External Hold	FO = 32 FO = 256	3.3 3.7		3.7 4.1		4.2 4.6		4.9 5.5		6.9 7.6		ns ns
t _P	Minimum Period	FO = 32 FO = 256	5.6 6.1		6.2 6.8		6.7 7.4		7.8 8.5		12.9 14.2		ns ns
f _{MAX}	Maximum Frequency	FO = 32 FO = 256		177 161		161 146		148 135		129 117		77 70	MHz MHz



Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

		-3 S	peed	-2 S	peed	-1 S	peed	Std S	Speed	−F S	peed	
Parame	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.9		12.1		13.7		16.1		22.5	ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.10		0.11		0.12		0.14		0.20	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.10		0.11		0.12		0.14		0.20	ns/pF
CMOS C	Output Module Timing ⁵											
t _{DLH}	Data-to-Pad HIGH		4.9		5.5		6.2		7.3		10.3	ns
t _{DHL}	Data-to-Pad LOW		3.4		3.8		4.3		5.1		7.1	ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.1		4.7		5.5		7.7	ns
t _{ENZL}	Enable Pad Z to LOW		4.1		4.6		5.2		6.1		8.5	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.4		8.2		9.3		10.9		15.3	ns
t _{ENLZ}	Enable Pad LOW to Z		6.9		7.6		8.7		10.2		14.3	ns
t _{GLH}	G-to-Pad HIGH		7.0		7.8		8.9		10.4		14.6	ns
t _{GHL}	G-to-Pad LOW		7.0		7.8		8.9		10.4		14.6	ns
t _{LSU}	I/O Latch Set-Up	0.7		0.7		8.0		1.0		1.4		ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9		8.8		10.0		11.8		16.5	ns

For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.

3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O

DCLK, I/ODiagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND, Ground

Input LOW supply voltage.

I/O, Input/Output

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

^{3.} Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

^{4.} Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

^{5.} Delays based on 35 pF loading.



Figure 39 • PL68




Table 48 • PL68

A40MX02 Function	A40MX04 Function
I/O	I/O
I/O	I/O
I/O	I/O
VCC	VCC
I/O	I/O
GND	GND
GND	GND
I/O	I/O
VCC	VCC
I/O	I/O
I/O	I/O
	I/O



Table 49 • PL84

PL84				
Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
47	I/O	I/O	I/O	WD, I/O
48	I/O	I/O	I/O	I/O
49	I/O	GND	GND	GND
50	I/O	I/O	I/O	WD, I/O
51	I/O	I/O	I/O	WD, I/O
52	I/O	SDO, I/O	SDO, I/O	SDO, TDO, I/O
53	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O
60	GND	I/O	I/O	I/O
61	GND	I/O	I/O	I/O
62	I/O	I/O	I/O	TCK, I/O
63	I/O	LP	LP	LP
64	CLK, I/O	VCCA	VCCA	VCCA
65	I/O	VCCI	VCCI	VCCI
66	MODE	I/O	I/O	I/O
67	VCC	I/O	I/O	I/O
68	VCC	I/O	I/O	I/O
69	I/O	I/O	I/O	I/O
70	I/O	GND	GND	GND
71	I/O	I/O	I/O	I/O
72	SDI, I/O	I/O	I/O	I/O
73	DCLK, I/O	I/O	I/O	I/O
74	PRA, I/O	I/O	I/O	I/O
75	PRB, I/O	I/O	I/O	I/O
76	I/O	SDI, I/O	SDI, I/O	SDI, I/O
77	I/O	I/O	I/O	I/O
78	I/O	I/O	I/O	WD, I/O
79	I/O	I/O	I/O	WD, I/O
80	I/O	I/O	I/O	WD, I/O
81	I/O	PRA, I/O	PRA, I/O	PRA, I/O
82	GND	I/O	I/O	I/O
83	I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O



Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O



Figure 43 • PQ160




Table 52 • PQ160

PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O
2	DCLK, I/O	DCLK, I/O	DCLK, I/O
3	NC	I/O	I/O
4	I/O	I/O	WD, I/O
5	I/O	I/O	WD, I/O
6	NC	VCCI	VCCI
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	NC	I/O	I/O
11	GND	GND	GND
12	NC	I/O	I/O
13	I/O	I/O	WD, I/O
14	I/O	I/O	WD, I/O
15	I/O	I/O	I/O
16	PRB, I/O	PRB, I/O	PRB, I/O
17	I/O	I/O	I/O
18	CLKB, I/O	CLKB, I/O	CLKB, I/O
19	I/O	I/O	I/O
20	VCCA	VCCA	VCCA



Table 52 • PQ160

PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
21	CLKA, I/O	CLKA, I/O	CLKA, I/O
22	I/O	I/O	I/O
23	PRA, I/O	PRA, I/O	PRA, I/O
24	NC	I/O	WD, I/O
25	I/O	I/O	WD, I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	NC	I/O	I/O
29	I/O	I/O	WD, I/O
30	GND	GND	GND
31	NC	I/O	WD, I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	NC	VCCI	VCCI
36	I/O	I/O	WD, I/O
37	I/O	I/O	WD, I/O
38	SDI, I/O	SDI, I/O	SDI, I/O
39	I/O	I/O	I/O
40	GND	GND	GND
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	GND	GND	GND
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	GND	GND	GND
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	NC	I/O	I/O
53	I/O	I/O	I/O
54	NC	VCCA	VCCA
55	I/O	I/O	I/O
56	I/O	I/O	I/O



Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
84	I/O	I/O	WD, I/O
85	I/O	I/O	WD, I/O
86	NC	I/O	I/O
87	SDO, I/O	SDO, I/O	SDO, TDO, I/O
88	I/O	I/O	I/O
89	GND	GND	GND
90	I/O	I/O	I/O
91	I/O	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	NC	I/O	I/O
97	NC	I/O	I/O
98	I/O	I/O	I/O
99	I/O	I/O	I/O
100	I/O	I/O	I/O
101	NC	NC	I/O
102	I/O	I/O	I/O
103	NC	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	GND	GND	GND
107	NC	I/O	I/O
108	NC	I/O	TCK, I/O
109	LP	LP	LP
110	VCCA	VCCA	VCCA
111	GND	GND	GND
112	VCCI	VCCI	VCCI
113	VCCA	VCCA	VCCA
114	NC	I/O	I/O
115	NC	I/O	I/O
116	NC	VCCA	VCCA
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O



Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
158	CLKB, I/O	CLKB, I/O	CLKB, I/O
159	I/O	I/O	I/O
160	PRB, I/O	PRB, I/O	PRB, I/O
161	NC	I/O	WD, I/O
162	I/O	I/O	WD, I/O
163	I/O	I/O	I/O
164	I/O	I/O	I/O
165	NC	NC	WD, I/O
166	NC	I/O	WD, I/O
167	I/O	I/O	I/O
168	NC	I/O	I/O
169	I/O	I/O	I/O
170	NC	VCCI	VCCI
171	I/O	I/O	WD, I/O
172	I/O	I/O	WD, I/O
173	NC	I/O	I/O
174	I/O	I/O	I/O
175	DCLK, I/O	DCLK, I/O	DCLK, I/O
176	I/O	I/O	I/O

Figure 49 • CQ208






Table 58 • CQ208

Pin Number A42MX36 Function 74 I/O 75 I/O 76 I/O 77 I/O 78 GND 79 VCCA 80 VCCI 81 I/O 82 I/O 83 I/O 84 I/O 85 WD, I/O 86 WD, I/O 87 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O <	CQ208		
75	Pin Number	A42MX36 Function	
76 I/O 77 I/O 78 GND 79 VCCA 80 VCCI 81 I/O 82 I/O 83 I/O 84 I/O 85 WD, I/O 86 WD, I/O 87 I/O 89 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	74	I/O	
77	75	I/O	
78 GND 79 VCCA 80 VCCI 81 I/O 82 I/O 83 I/O 84 I/O 85 WD, I/O 86 WD, I/O 87 I/O 88 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 104 I/O 105 GND 100 I/O 108 I/O 109 I/O	76	I/O	
79 VCCA 80 VCCI 81 I/O 82 I/O 83 I/O 84 I/O 85 WD, I/O 86 WD, I/O 87 I/O 89 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	77	I/O	_
80 VCCI 81 I/O 82 I/O 83 I/O 84 I/O 85 WD, I/O 86 WD, I/O 87 I/O 88 I/O 89 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	78	GND	
81	79	VCCA	
82 I/O 83 I/O 84 I/O 85 WD, I/O 86 WD, I/O 87 I/O 88 I/O 89 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	80	VCCI	
83 I/O 84 I/O 85 WD, I/O 86 WD, I/O 87 I/O 88 I/O 89 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	81	I/O	
84	82	I/O	
85 WD, I/O 86 WD, I/O 87 I/O 88 I/O 89 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	83	I/O	
86 WD, I/O 87 I/O 88 I/O 89 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	84	I/O	
87 I/O 88 I/O 89 I/O 90 I/O 91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	85	WD, I/O	
88	86	WD, I/O	
89	87	I/O	
90	88	I/O	
91 QCLKB, I/O 92 I/O 93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	89	I/O	
92	90	I/O	
93 WD, I/O 94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	91	QCLKB, I/O	
94 WD, I/O 95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	92	I/O	
95 I/O 96 I/O 97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O	93	WD, I/O	
96	94	WD, I/O	
97 I/O 98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	95	I/O	
98 VCCI 99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	96	I/O	
99 I/O 100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	97	I/O	
100 WD, I/O 101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	98	VCCI	
101 WD, I/O 102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	99	I/O	
102 I/O 103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	100	WD, I/O	
103 TDO, I/O 104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	101	WD, I/O	
104 I/O 105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	102	I/O	
105 GND 106 VCCA 107 I/O 108 I/O 109 I/O	103	TDO, I/O	
106 VCCA 107 I/O 108 I/O 109 I/O	104	I/O	
107 I/O 108 I/O 109 I/O	105	GND	
108 I/O 109 I/O	106	VCCA	
109 I/O	107	I/O	
	108	I/O	
110 I/O	109	I/O	
	110	I/O	



Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
N10	I/O
M10	I/O
N11	I/O
L10	I/O
M11	I/O
N12	SDO
M12	I/O
L11	I/O
N13	I/O
M13	I/O
K11	I/O
L12	I/O
L13	I/O
K13	I/O
H10	I/O
J12	I/O
J13	I/O
H11	I/O
H12	I/O
H13	VKS
G13	VPP



Table 62 • CQ172

60	I/O
61	I/O
62	I/O
63	I/O
64	I/O
65	GND
66	VCC
67	I/O
68	I/O
69	I/O
70	I/O
71	I/O
72	I/O
73	I/O
74	I/O
75	GND
76	I/O
77	I/O
78	I/O
79	I/O
80	VCCI
81	I/O
82	I/O
83	I/O
84	I/O
85	SDO
86	I/O
87	I/O
88	I/O
89	I/O
90	I/O
	., 0
91	I/O
91 92	
	I/O
92	I/O I/O
92 93	I/O I/O I/O
92 93 94	I/O I/O I/O
92 93 94 95	I/O I/O I/O I/O I/O
92 93 94 95 96	I/O I/O I/O I/O I/O I/O