



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	83
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-2pqqg100

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

1.3 Revision 13.0

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096)
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

1.5 Revision 11.0


The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)

Figure 2 • 42MX C-Module Implementation

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.




Figure 3 • 42MX C-Module Implementation

Figure 5 • A42MX24 and A42MX36 D-Module Implementation**Figure 6 • A42MX36 Dual-Port SRAM Block**

3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

3.2.3.2 Vertical Routing


Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.

3.2.3.3 Antifuse Structures

An antifuse is a “normally open” structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Figure 7 • MX Routing Structure



3.2.4 Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following (Figure 8, page 11):

- Externally from the CLKA pad, using CLKBUF buffer
- Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer
- Internally from the CLKINTB input, using CLKINT buffer

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 9, page 11). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.

3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200 μ s to allow for charge pumps to power up, and device initialization will begin.

3.4 Power Dissipation

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

3.4.1 General Power Equation

$$P = [ICC_{\text{standby}} + ICC_{\text{active}}] * V_{CC1} + I_{OL} * V_{OL} * N + I_{OH} * (V_{CC1} - V_{OH}) * M$$

EQ 1

where:

- ICC_{standby} is the current flowing when no inputs or outputs are changing.
- ICC_{active} is the current flowing due to CMOS switching.
- I_{OL} , I_{OH} are TTL sink/source currents.
- V_{OL} , V_{OH} are TTL level output voltages.
- N equals the number of outputs driving TTL loads to V_{OL} .
- M equals the number of outputs driving TTL loads to V_{OH} .

Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.


The power dissipated by a CMOS circuit can be expressed by the equation:

$$\text{Power}(\mu\text{W}) = C_{EQ} * V_{CCA2}^2 * F(1)$$

EQ 2


where:

- C_{EQ} = Equivalent capacitance expressed in picofarads (pF)

Figure 27 • Output Buffer Latches


3.10.4 Decode Module Timing

The following figure shows decode module timing.

Figure 28 • Decode Module Timing

3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.

Figure 29 • SRAM Timing Characteristics

3.10.6 Dual-Port SRAM Timing Waveforms

The following figures show dual-port SRAM timing waveforms.

Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁴											
t _{DLH}	Data-to-Pad HIGH	3.3	3.8	4.3	5.1	7.2	ns				
t _{DHL}	Data-to-Pad LOW	4.0	4.6	5.2	6.1	8.6	ns				
t _{ENZH}	Enable Pad Z to HIGH	3.7	4.3	4.9	5.8	8.0	ns				
t _{ENZL}	Enable Pad Z to LOW	4.7	5.4	6.1	7.2	10.1	ns				
t _{ENHZ}	Enable Pad HIGH to Z	7.9	9.1	10.4	12.2	17.1	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.9	6.8	7.7	9.0	12.6	ns				
d _{TLH}	Delta LOW to HIGH	0.02	0.02	0.03	0.03	0.04	ns/pF				
d _{THL}	Delta HIGH to LOW	0.03	0.03	0.03	0.04	0.06	ns/pF				
CMOS Output Module Timing⁴											
t _{DLH}	Data-to-Pad HIGH	3.9	4.5	5.1	6.05	8.5	ns				
t _{DHL}	Data-to-Pad LOW	3.4	3.9	4.4	5.2	7.3	ns				
t _{ENZH}	Enable Pad Z to HIGH	3.4	3.9	4.4	5.2	7.3	ns				
t _{ENZL}	Enable Pad Z to LOW	4.9	5.6	6.4	7.5	10.5	ns				
t _{ENHZ}	Enable Pad HIGH to Z	7.9	9.1	10.4	12.2	17.0	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.9	6.8	7.7	9.0	12.6	ns				
d _{TLH}	Delta LOW to HIGH	0.03	0.04	0.04	0.05	0.07	ns/pF				
d _{THL}	Delta HIGH to LOW	0.02	0.02	0.03	0.03	0.04	ns/pF				

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35pF loading

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays											
t _{PD1}	Single Module	1.7	2.0	2.3	2.7	3.7	ns				
t _{PD2}	Dual-Module Macros	3.7	4.3	4.9	5.7	8.0	ns				
t _{CO}	Sequential Clock-to-Q	1.7	2.0	2.3	2.7	3.7	ns				
t _{GO}	Latch G-to-Q	1.7	2.0	2.3	2.7	3.7	ns				
t _{RS}	Flip-Flop (Latch) Reset-to-Q	1.7	2.0	2.3	2.7	3.7	ns				
Logic Module Predicted Routing Delays¹											

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _P Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1	ns
	FO = 128	6.8		7.8		8.9		10.4		14.6	
f _{MAX} Maximum Frequency	FO = 16		113		105		96		83		50 MHz
	FO = 128		109		101		92		80		48
TTL Output Module Timing⁴											
t _{DLH} Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0 ns
t _{DHL} Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0 ns
t _{ENZH} Enable Pad Z to HIGH			5.2		6.0		6.8		8.1		11.3 ns
t _{ENZL} Enable Pad Z to LOW			6.6		7.6		8.6		10.1		14.1 ns
t _{ENHZ} Enable Pad HIGH to Z			11.1		12.8		14.5		17.1		23.9 ns
t _{ENLZ} Enable Pad LOW to Z			8.2		9.5		10.7		12.6		17.7 ns
d _{TLH} Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL} Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08 ns/pF

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing¹											
t _{DH}	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5 ns
t _{DHL}	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3 ns
t _{ENZH}	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3 ns
t _{ENZL}	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5 ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0 ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6 ns
d _{TLH}	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07 ns/pF
d _{THL}	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04 ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays											
t _{PD1}	Single Module		1.7		2.0		2.3		2.7		3.7 ns
t _{PD2}	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0 ns
t _{CO}	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7 ns
Logic Module Predicted Routing Delays¹											
t _{RD1}	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2 ns
t _{RD2}	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t _{RD3}	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t _{RD4}	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9 ns
t _{RD8}	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2 ns
Logic Module Sequential Timing²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		4.3		5.0		5.6		6.6		9.2 ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2	
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DH}	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4 ns
t _{DHL}	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9 ns
t _{ENZH}	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3 ns
t _{ENZL}	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8 ns
t _{ENHZ}	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7 ns
t _{ENLZ}	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9 ns
t _{GLH}	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1 ns
t _{GHL}	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1 ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3 ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0 ns
d _{TLH}	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06	ns/pF

- For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay	2.0		1.8		2.1		2.5		3.4	ns
t _{PDD}	Internal Decode Module Delay	1.1		2.2		2.5		3.0		4.2	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.7		1.3		1.4		1.7		2.3	ns
t _{RD2}	FO = 2 Routing Delay	2.0		1.6		1.8		2.1		3.0	ns
t _{RD3}	FO = 3 Routing Delay	1.1		2.0		2.2		2.6		3.7	ns
t _{RD4}	FO = 4 Routing Delay	1.5		2.3		2.6		3.1		4.3	ns
t _{RD5}	FO = 8 Routing Delay	1.8		3.7		4.2		5.0		7.0	ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.8	3.1	3.5	4.1	5.7	ns			
t _{IRD2}	FO = 2 Routing Delay		3.2	3.5	4.1	4.8	6.7	ns			
t _{IRD3}	FO = 3 Routing Delay		3.7	4.1	4.7	5.5	7.7	ns			
t _{IRD4}	FO = 4 Routing Delay		4.2	4.6	5.3	6.2	8.7	ns			
t _{IRD8}	FO = 8 Routing Delay		6.1	6.8	7.7	9.0	12.6	ns			
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	4.6	5.1	5.7	6.7	9.3	ns			
		FO = 635	5.0	5.6	6.3	7.4	10.3	ns			
t _{CKL}	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns			
		FO = 635	6.8	7.6	8.6	10.1	14.1	ns			
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.5	2.7	3.1	3.6	5.1	ns			
		FO = 635	2.8	3.1	3.5	4.1	5.7	ns			
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.5	2.7	3.1	3.6	5.1	ns			
		FO = 635	2.8	3.1	3.5	4.1	5.7	ns			
t _{CKSW}	Maximum Skew	FO = 32	1.0	1.2	1.3	1.5	2.2	ns			
		FO = 635	1.0	1.2	1.3	1.5	2.2	ns			
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns			
		FO = 635	0.0	0.0	0.0	0.0	0.0	ns			
t _{HEXT}	Input Latch External Hold	FO = 32	4.0	4.4	5.0	5.9	8.2	ns			
		FO = 635	4.6	5.2	5.9	6.9	9.6	ns			
t _P	Minimum Period (1/f _{MAX})	FO = 32	9.2	10.2	11.1	12.7	21.2	ns			
		FO = 635	9.9	11.0	12.0	13.8	23.0	ns			
f _{MAX}	Maximum Datapath Frequency	FO = 32	108	98	90	79	47	MHz			
		FO = 635	100	91	83	73	44	MHz			
TTL Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.6	4.0	4.5	5.3	7.4	ns			
t _{DHL}	Data-to-Pad LOW		4.2	4.6	5.2	6.2	8.6	ns			
t _{ENZH}	Enable Pad Z to HIGH		3.7	4.2	4.7	5.5	7.7	ns			
t _{ENZL}	Enable Pad Z to LOW		4.1	4.6	5.2	6.1	8.5	ns			
t _{ENHZ}	Enable Pad HIGH to Z		7.34	8.2	9.3	10.9	15.3	ns			
TTL Output Module Timing⁵											
t _{ENLZ}	Enable Pad LOW to Z		6.9	7.6	8.7	10.2	14.3	ns			
t _{GLH}	G-to-Pad HIGH		4.9	5.5	6.2	7.3	10.2	ns			
t _{GHL}	G-to-Pad LOW		4.9	5.5	6.2	7.3	10.2	ns			
t _{LSU}	I/O Latch Output Set-Up		0.7	0.7	0.8	1.0	1.4	ns			
t _{LH}	I/O Latch Output Hold		0.0	0.0	0.0	0.0	0.0	ns			
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9	8.8	10.0	11.8	16.5	ns			

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCC	VCC
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	CLK, I/O	CLK, I/O
53	I/O	I/O
54	MODE	MODE
55	VCC	VCC
56	SDI, I/O	SDI, I/O
57	DCLK, I/O	DCLK, I/O
58	PRA, I/O	PRA, I/O
59	PRB, I/O	PRB, I/O
60	I/O	I/O

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	GND	GND
67	I/O	I/O
68	I/O	I/O

Figure 40 • PL84**Table 49 • PL84**

PL84				
Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O	I/O
2	I/O	CLKB, I/O	CLKB, I/O	CLKB, I/O
3	I/O	I/O	I/O	I/O
4	VCC	PRB, I/O	PRB, I/O	PRB, I/O
5	I/O	I/O	I/O	WD, I/O
6	I/O	GND	GND	GND
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	WD, I/O
9	I/O	I/O	I/O	WD, I/O

Table 52 • PQ160

PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	21	CLKA, I/O	CLKA, I/O	CLKA, I/O
	22	I/O	I/O	I/O
	23	PRA, I/O	PRA, I/O	PRA, I/O
	24	NC	I/O	WD, I/O
	25	I/O	I/O	WD, I/O
	26	I/O	I/O	I/O
	27	I/O	I/O	I/O
	28	NC	I/O	I/O
	29	I/O	I/O	WD, I/O
	30	GND	GND	GND
	31	NC	I/O	WD, I/O
	32	I/O	I/O	I/O
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	NC	VCCI	VCCI
	36	I/O	I/O	WD, I/O
	37	I/O	I/O	WD, I/O
	38	SDI, I/O	SDI, I/O	SDI, I/O
	39	I/O	I/O	I/O
	40	GND	GND	GND
	41	I/O	I/O	I/O
	42	I/O	I/O	I/O
	43	I/O	I/O	I/O
	44	GND	GND	GND
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	GND	GND	GND
	50	I/O	I/O	I/O
	51	I/O	I/O	I/O
	52	NC	I/O	I/O
	53	I/O	I/O	I/O
	54	NC	VCCA	VCCA
	55	I/O	I/O	I/O
	56	I/O	I/O	I/O
	57	VCCA	VCCA	VCCA

Table 53 • PQ208


PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	58	I/O	WD, I/O	WD, I/O
	59	I/O	I/O	I/O
	60	VCCI	VCCI	VCCI
	61	NC	I/O	I/O
	62	NC	I/O	I/O
	63	I/O	I/O	I/O
	64	I/O	I/O	I/O
	65	I/O	I/O	QCLKA, I/O
	66	I/O	WD, I/O	WD, I/O
	67	NC	WD, I/O	WD, I/O
	68	NC	I/O	I/O
	69	I/O	I/O	I/O
	70	I/O	WD, I/O	WD, I/O
	71	I/O	WD, I/O	WD, I/O
	72	I/O	I/O	I/O
	73	I/O	I/O	I/O
	74	I/O	I/O	I/O
	75	I/O	I/O	I/O
	76	I/O	I/O	I/O
	77	I/O	I/O	I/O
	78	GND	GND	GND
	79	VCCA	VCCA	VCCA
	80	NC	VCCI	VCCI
	81	I/O	I/O	I/O
	82	I/O	I/O	I/O
	83	I/O	I/O	I/O
	84	I/O	I/O	I/O
	85	I/O	WD, I/O	WD, I/O
	86	I/O	WD, I/O	WD, I/O
	87	I/O	I/O	I/O
	88	I/O	I/O	I/O
	89	NC	I/O	I/O
	90	NC	I/O	I/O
	91	I/O	I/O	QCLKB, I/O
	92	I/O	I/O	I/O
	93	I/O	WD, I/O	WD, I/O
	94	I/O	WD, I/O	WD, I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
10		NC	I/O	I/O
11		NC	I/O	I/O
12		I/O	I/O	I/O
13		NC	VCCA	VCCA
14		I/O	I/O	I/O
15		I/O	I/O	I/O
16		I/O	I/O	I/O
17		I/O	I/O	I/O
18		GND	GND	GND
19		NC	I/O	I/O
20		NC	I/O	I/O
21		I/O	I/O	I/O
22		NC	I/O	I/O
23		GND	GND	GND
24		NC	VCCI	VCCI
25		VCCA	VCCA	VCCA
26		NC	I/O	I/O
27		NC	I/O	I/O
28		VCCI	VCCA	VCCA
29		NC	I/O	I/O
30		I/O	I/O	I/O
31		I/O	I/O	I/O
32		I/O	I/O	I/O
33		NC	NC	I/O
34		I/O	I/O	I/O
35		I/O	I/O	I/O
36		I/O	I/O	I/O
37		NC	I/O	I/O
38		NC	NC	I/O
39		I/O	I/O	I/O
40		I/O	I/O	I/O
41		I/O	I/O	I/O
42		I/O	I/O	I/O
43		I/O	I/O	I/O
44		I/O	I/O	I/O
45		GND	GND	GND
46		I/O	I/O	TMS, I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	84	I/O	I/O	WD, I/O
	85	I/O	I/O	WD, I/O
	86	NC	I/O	I/O
	87	SDO, I/O	SDO, I/O	SDO, TDO, I/O
	88	I/O	I/O	I/O
	89	GND	GND	GND
	90	I/O	I/O	I/O
	91	I/O	I/O	I/O
	92	I/O	I/O	I/O
	93	I/O	I/O	I/O
	94	I/O	I/O	I/O
	95	I/O	I/O	I/O
	96	NC	I/O	I/O
	97	NC	I/O	I/O
	98	I/O	I/O	I/O
	99	I/O	I/O	I/O
	100	I/O	I/O	I/O
	101	NC	NC	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	GND	GND	GND
	107	NC	I/O	I/O
	108	NC	I/O	TCK, I/O
	109	LP	LP	LP
	110	VCCA	VCCA	VCCA
	111	GND	GND	GND
	112	VCCI	VCCI	VCCI
	113	VCCA	VCCA	VCCA
	114	NC	I/O	I/O
	115	NC	I/O	I/O
	116	NC	VCCA	VCCA
	117	I/O	I/O	I/O
	118	I/O	I/O	I/O
	119	I/O	I/O	I/O
	120	I/O	I/O	I/O

Figure 50 • CQ256**Table 59 • CQ256**

CQ256	
Pin Number	A42MX36 Function
1	NC
2	GND
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	GND
11	I/O
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
D20	I/O
E1	I/O
E2	I/O
E3	I/O
E4	VCCA
E17	VCCI
E18	I/O
E19	I/O
E20	I/O
F1	I/O
F2	I/O
F3	I/O
F4	VCCI
F17	I/O
F18	I/O
F19	I/O
F20	I/O
G1	I/O
G2	I/O
G3	I/O
G4	VCCI
G17	VCCI
G18	I/O
G19	I/O
G20	I/O
H1	I/O
H2	I/O
H3	I/O
H4	VCCA
H17	I/O
H18	I/O
H19	I/O
H20	I/O
J1	I/O
J2	I/O
J3	I/O
J4	VCCI

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
F2	I/O
F1	I/O
G1	I/O
G4	VSV
H1	I/O
H2	I/O
H3	I/O
H4	I/O
J1	I/O
K1	I/O
L1	I/O
K2	I/O
M1	I/O
K3	I/O
L2	I/O
N1	I/O
L3	BININ
M2	BINOUT
N2	I/O
M3	I/O
L4	I/O
N3	I/O
M4	I/O
N4	I/O
M5	I/O
K6	I/O
N5	I/O
N6	I/O
L6	I/O
M6	I/O
M7	I/O
N7	I/O
N8	I/O
M8	I/O
L8	I/O
K8	I/O
N9	I/O