



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-2pqqg160

Figures

Figure 1	Ordering Information	3
Figure 2	42MX C-Module Implementation	7
Figure 3	42MX C-Module Implementation	7
Figure 4	42MX S-Module Implementation	8
Figure 5	A42MX24 and A42MX36 D-Module Implementation	9
Figure 6	A42MX36 Dual-Port SRAM Block	9
Figure 7	MX Routing Structure	10
Figure 8	Clock Networks of 42MX Devices	11
Figure 9	Quadrant Clock Network of A42MX36 Devices	11
Figure 10	42MX I/O Module	12
Figure 11	PCI Output Structure of A42MX24 and A42MX36 Devices	12
Figure 12	Silicon Explorer II Setup with 40MX	16
Figure 13	Silicon Explorer II Setup with 42MX	17
Figure 14	42MX IEEE 1149.1 Boundary Scan Circuitry	18
Figure 15	Device Selection Wizard	19
Figure 16	Typical Output Drive Characteristics (Based Upon Measured Data)	28
Figure 17	40MX Timing Model*	30
Figure 18	42MX Timing Model	30
Figure 19	42MX Timing Model (Logic Functions Using Quadrant Clocks)	31
Figure 20	42MX Timing Model (SRAM Functions)	32
Figure 21	Output Buffer Delays	32
Figure 22	AC Test Loads	33
Figure 23	Input Buffer Delays	33
Figure 24	Module Delays	33
Figure 25	Flip-Flops and Latches	34
Figure 26	Input Buffer Latches	34
Figure 27	Output Buffer Latches	35
Figure 28	Decode Module Timing	35
Figure 29	SRAM Timing Characteristics	35
Figure 30	42MX SRAM Write Operation	36
Figure 31	42MX SRAM Synchronous Read Operation	36
Figure 32	42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)	36
Figure 33	42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)	37
Figure 34	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 5.0\text{ V}$)	38
Figure 35	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCC = 5.0\text{ V}$)	39
Figure 36	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 3.3\text{ V}$)	39
Figure 37	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCC = 3.3\text{ V}$)	40
Figure 38	PL44	86
Figure 39	PL68	88
Figure 40	PL84	90
Figure 41	PQ100	93
Figure 42	PQ144	97
Figure 43	PQ160	102
Figure 44	PQ208	107
Figure 45	PQ240	113
Figure 46	VQ80	120
Figure 47	VQ100	123
Figure 48	TQ176	126
Figure 49	CQ208	131
Figure 50	CQ256	138

2 40MX and 42MX FPGA Families

2.1 Features

The following sections list out various features of the 40MX and 42MX FPGA family devices.

2.1.1 High Capacity

- Single-Chip ASIC Alternative
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins

2.1.2 High Performance

- 5.6 ns Clock-to-Out
- 250 MHz Performance
- 5 ns Dual-Port SRAM Access
- 100 MHz FIFOs
- 7.5 ns 35-Bit Address Decode

2.1.3 HiRel Features

- Commercial, Industrial, Automotive, and Military Temperature Plastic Packages
- Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages
- QML Certification
- Ceramic Devices Available to DSCC SMD

2.1.4 Ease of Integration

- Mixed-Voltage Operation (5.0 V or 3.3 V for core and I/Os), with PCI-Compliant I/Os
- Up to 100% Resource Utilization and 100% Pin Locking
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

2.2 Product Profile

The following table gives the features of the products.

Table 1 • Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Capacity						
System Gates	3,000	6,000	14,000	24,000	36,000	54,000
SRAM Bits	—	—	—	—	—	2,560
Logic Modules						
Sequential	—	—	348	624	954	1,230
Combinatorial	295	547	336	608	912	1,184
Decode	—	—	—	—	24	24
Clock-to-Out						
	9.5 ns	9.5 ns	5.6 ns	6.1 ns	6.1 ns	6.3 ns
SRAM Modules (64x4 or 32x8)						
	—	—	—	—	—	10
Dedicated Flip-Flops						
	—	—	348	624	954	1,230

3 40MX and 42MX FPGAs

3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45 μ m triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.

3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

3.8.1 3.3 V LVTTL Electrical Specifications

Table 19 • 3.3V LVTTL Electrical Specifications

Symbol	Parameter	Commercial		Commercial -F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH ¹	IOH = -4 mA	2.15		2.15		2.4		2.4		V
VOL ¹	IOL = 6 mA		0.4		0.4		0.48		0.48	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX)		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL			-10		-10		-10		-10	µA
IIH			-10		-10		-10		-10	µA
Input Transition Time, T _R and T _F			500		500		500		500	ns
C _{IO} I/O Capacitance			10		10		10		10	pF
Standby Current, ICC ²	A40MX02, A40MX04	3		25		10		25		mA
	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	15		25		25		25		mA
Low-Power Mode Standby Current	42MX devices only	0.5		ICC - 5.0		ICC - 5.0		ICC - 5.0		mA
IIO, I/O source sink current	Can be derived from the <i>IB/S model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html)									

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

Table 20 • Absolute Maximum Ratings*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCA + 0.5	V
VO	Output Voltage	-0.5 to VCCI + 0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁴											
t _{DH}	Data-to-Pad HIGH		5.5	6.4	7.2	8.5	11.9	ns			
t _{DHL}	Data-to-Pad LOW		4.8	5.5	6.2	7.3	10.2	ns			
t _{ENZH}	Enable Pad Z to HIGH		4.7	5.5	6.2	7.3	10.2	ns			
t _{ENZL}	Enable Pad Z to LOW		6.8	7.9	8.9	10.5	14.7	ns			
t _{ENHZ}	Enable Pad HIGH to Z		11.1	12.8	14.5	17.1	23.9	ns			
t _{ENLZ}	Enable Pad LOW to Z		8.2	9.5	10.7	12.6	17.7	ns			
d _{TLH}	Delta LOW to HIGH		0.05	0.05	0.06	0.07	0.10	ns/pF			
d _{THL}	Delta HIGH to LOW		0.03	0.03	0.04	0.04	0.06	ns/pF			

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading.

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays¹											
t _{PD1}	Single Module		1.2	1.3	1.5	1.8	2.5	ns			
t _{CO}	Sequential Clock-to-Q		1.3	1.4	1.6	1.9	2.7	ns			
t _{GO}	Latch G-to-Q		1.2	1.4	1.6	1.8	2.6	ns			
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.2	1.6	1.8	2.1	2.9	ns			
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay		0.7	0.8	0.9	1.0	1.4	ns			
t _{RD2}	FO = 2 Routing Delay		0.9	1.0	1.2	1.4	1.9	ns			
t _{RD3}	FO = 3 Routing Delay		1.2	1.3	1.5	1.7	2.4	ns			
t _{RD4}	FO = 4 Routing Delay		1.4	1.5	1.7	2.0	2.9	ns			
t _{RD8}	FO = 8 Routing Delay		2.3	2.6	2.9	3.4	4.8	ns			
Logic Module Sequential Timing^{3, 4}											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		0.3	0.4	0.4	0.5	0.7	ns			
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	ns			
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.4	0.5	0.5	0.6	0.8	ns				
t _{HEN} A	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	ns			
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.4	3.8	4.3	5.0	7.0	ns				

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		1.0	1.2	1.3	1.6	2.2	ns			
t _{INYL}	Pad-to-Y LOW		0.8	0.9	1.0	1.2	1.7	ns			
t _{INGH}	G to Y HIGH		1.3	1.4	1.6	1.9	2.7	ns			
t _{INGL}	G to Y LOW		1.3	1.4	1.6	1.9	2.7	ns			
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.0	2.2	2.5	3.0	4.2	ns			
t _{IRD2}	FO = 2 Routing Delay		2.3	2.5	2.9	3.4	4.7	ns			
t _{IRD3}	FO = 3 Routing Delay		2.5	2.8	3.2	3.7	5.2	ns			
t _{IRD4}	FO = 4 Routing Delay		2.8	3.1	3.5	4.1	5.7	ns			
t _{IRD8}	FO = 8 Routing Delay		3.7	4.1	4.7	5.5	7.7	ns			
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	2.4	2.7	3.0	3.6	5.0	ns			
		FO = 256	2.7	3.0	3.4	4.0	5.5	ns			
t _{CKL}	Input HIGH to LOW	FO = 32	3.5	3.9	4.4	5.2	7.3	ns			
		FO = 256	3.9	4.3	4.9	5.7	8.0	ns			
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	1.2	1.4	1.5	1.8	2.5	ns			
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns			
t _{PWL}	Minimum Pulse Width LOW	FO = 32	1.2	1.4	1.5	1.8	2.5	ns			
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns			
t _{CKSW}	Maximum Skew	FO = 32	0.3	0.3	0.4	0.5	0.6	ns			
		FO = 256	0.3	0.3	0.4	0.5	0.6	ns			
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns			
		FO = 256	0.0	0.0	0.0	0.0	0.0	ns			
t _{HEXT}	Input Latch External Hold	FO = 32	2.3	2.6	3.0	3.5	4.9	ns			
		FO = 256	2.2	2.4	3.3	3.9	5.5	ns			
t _P	Minimum Period	FO = 32	3.4	3.7	4.0	4.7	7.8	ns			
		FO = 256	3.7	4.1	4.5	5.2	8.6	ns			
f _{MAX}	Maximum Frequency	FO = 32	296	269	247	215	129	MHz			
		FO = 256	268	244	224	195	117	MHz			

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Logic Module Sequential Timing^{3,4}											
t _{CO}	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t _{INGO}	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t _{ILA}	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Asynchronous SRAM Operations											
t _{RPD}	Asynchronous Access Time		8.1		9.0		10.2		12.0		16.8 ns
t _{RDADV}	Read Address Valid		8.8		9.8		11.1		13.0		18.2 ns
t _{ADSU}	Address/Data Set-Up Time		1.6		1.8		2.0		2.4		3.4 ns
t _{ADH}	Address/Data Hold Time		0.0		0.0		0.0		0.0		0.0 ns
t _{RENSUA}	Read Enable Set-Up to Address Valid	0.6		0.7		0.8		0.9		1.3	ns
t _{RENHA}	Read Enable Hold		3.4		3.8		4.3		5.0		7.0 ns
t _{WENSU}	Write Enable Set-Up		2.7		3.0		3.4		4.0		5.6 ns
t _{WENH}	Write Enable Hold		0.0		0.0		0.0		0.0		0.0 ns
t _{DOH}	Data Out Hold Time		1.2		1.3		1.5		1.8		2.5 ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.0		1.1		1.3		1.5		2.1 ns
t _{INGO}	Input Latch Gate-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t _{INH}	Input Latch Hold		0.0		0.0		0.0		0.0		0.0 ns
t _{INSU}	Input Latch Set-Up		0.5		0.5		0.6		0.7		1.0 ns
t _{ILA}	Latch Active Pulse Width		4.7		5.2		5.9		6.9		9.7 ns
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.0		2.2		2.5		2.9		4.1 ns
t _{IRD2}	FO = 2 Routing Delay		2.3		2.6		2.9		3.4		4.8 ns
t _{IRD3}	FO = 3 Routing Delay		2.6		2.9		3.3		3.9		5.5 ns
t _{IRD4}	FO = 4 Routing Delay		3.0		3.3		3.8		4.4		6.2 ns
t _{IRD8}	FO = 8 Routing Delay		4.3		4.8		5.5		6.4		9.0 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	2.7		3.0		3.4		4.0		5.6 ns
		FO = 635	3.0		3.3		3.8		4.4		6.2 ns
t _{CKL}	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 635	4.9		5.4		6.1		7.2		10.1 ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t _{CKSW}	Maximum Skew	FO = 32	0.8		0.8		0.9		1.0		1.4 ns
		FO = 635	0.8		0.8		0.9		1.0		1.4 ns

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{HEXT}	Input Latch External Hold	FO = 32	2.8	3.2	3.6	4.2	4.9	5.9	6.9	ns	ns	
		FO = 635	3.3	3.7	4.2	4.9	6.9	ns	ns			
t _P	Minimum Period (1/f _{MAX})	FO = 32	5.5	6.1	6.6	7.6	8.3	12.7	ns	ns		
		FO = 635	6.0	6.6	7.2	8.3	12.7	13.8	ns	ns		
f _{MAX}	Maximum Datapath Frequency	FO = 32	180	164	151	131	79	MHz				
		FO = 635	166	151	139	121	73	MHz				
TTL Output Module Timing⁵												
t _{DLH}	Data-to-Pad HIGH		2.6	2.8	3.2	3.8	5.3	ns				
t _{DHL}	Data-to-Pad LOW		3.0	3.3	3.7	4.4	6.2	ns				
t _{ENZH}	Enable Pad Z to HIGH		2.7	3.0	3.3	3.9	5.5	ns				
t _{ENZL}	Enable Pad Z to LOW		3.0	3.3	3.7	4.3	6.1	ns				
t _{ENHZ}	Enable Pad HIGH to Z		5.3	5.8	6.6	7.8	10.9	ns				

Table 48 • PL68


PL68		
Pin Number	A40MX02 Function	A40MX04 Function
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	GND	GND
67	I/O	I/O
68	I/O	I/O

Figure 40 • PL84**Table 49 • PL84**

PL84				
Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O	I/O
2	I/O	CLKB, I/O	CLKB, I/O	CLKB, I/O
3	I/O	I/O	I/O	I/O
4	VCC	PRB, I/O	PRB, I/O	PRB, I/O
5	I/O	I/O	I/O	WD, I/O
6	I/O	GND	GND	GND
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	WD, I/O
9	I/O	I/O	I/O	WD, I/O

Table 49 • PL84**PL84**

Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
84	I/O	VCCA	VCCA	VCCA

Figure 41 • PQ100**Table 50 • PQ 100****PQ100**


Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
1	NC	NC	I/O	I/O
2	NC	NC	DCLK, I/O	DCLK, I/O
3	NC	NC	I/O	I/O
4	NC	NC	MODE	MODE
5	NC	NC	I/O	I/O
6	PRB, I/O	PRB, I/O	I/O	I/O
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	I/O
9	I/O	I/O	GND	GND
10	I/O	I/O	I/O	I/O
11	I/O	I/O	I/O	I/O
12	I/O	I/O	I/O	I/O
13	GND	GND	I/O	I/O
14	I/O	I/O	I/O	I/O
15	I/O	I/O	I/O	I/O
16	I/O	I/O	VCCA	VCCA
17	I/O	I/O	VCCI	VCCI
18	I/O	I/O	I/O	I/O

Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O

Table 52 • PQ160

PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	58	VCCI	VCCI	VCCI
	59	GND	GND	GND
	60	VCCA	VCCA	VCCA
	61	LP	LP	LP
	62	I/O	I/O	TCK, I/O
	63	I/O	I/O	I/O
	64	GND	GND	GND
	65	I/O	I/O	I/O
	66	I/O	I/O	I/O
	67	I/O	I/O	I/O
	68	I/O	I/O	I/O
	69	GND	GND	GND
	70	NC	I/O	I/O
	71	I/O	I/O	I/O
	72	I/O	I/O	I/O
	73	I/O	I/O	I/O
	74	I/O	I/O	I/O
	75	NC	I/O	I/O
	76	I/O	I/O	I/O
	77	NC	I/O	I/O
	78	I/O	I/O	I/O
	79	NC	I/O	I/O
	80	GND	GND	GND
	81	I/O	I/O	I/O
	82	SDO, I/O	SDO, I/O	SDO, TDO, I/O
	83	I/O	I/O	WD, I/O
	84	I/O	I/O	WD, I/O
	85	I/O	I/O	I/O
	86	NC	VCCI	VCCI
	87	I/O	I/O	I/O
	88	I/O	I/O	WD, I/O
	89	GND	GND	GND
	90	NC	I/O	I/O
	91	I/O	I/O	I/O
	92	I/O	I/O	I/O
	93	I/O	I/O	I/O
	94	I/O	I/O	I/O

Figure 44 • PQ208**Table 53 • PQ208**

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	1	GND	GND	GND
	2	NC	VCCA	VCCA
	3	MODE	MODE	MODE
	4	I/O	I/O	I/O
	5	I/O	I/O	I/O
	6	I/O	I/O	I/O
	7	I/O	I/O	I/O
	8	I/O	I/O	I/O
	9	NC	I/O	I/O
	10	NC	I/O	I/O
	11	NC	I/O	I/O
	12	I/O	I/O	I/O
	13	I/O	I/O	I/O
	14	I/O	I/O	I/O
	15	I/O	I/O	I/O
	16	NC	I/O	I/O
	17	VCCA	VCCA	VCCA
	18	I/O	I/O	I/O
	19	I/O	I/O	I/O
	20	I/O	I/O	I/O

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
89	VCCI
90	VCCA
91	LP
92	TCK, I/O
93	I/O
94	GND
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	VCCI
109	I/O
110	I/O
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	VCCA
119	GND
120	GND
121	GND
122	I/O
123	SDO, TDO, I/O
124	I/O
125	WD, I/O

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
126	WD, I/O
127	I/O
128	VCCI
129	I/O
130	I/O
131	I/O
132	WD, I/O
133	WD, I/O
134	I/O
135	QCLKB, I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	WD, I/O
143	WD, I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	VCCI
151	VCCA
152	GND
153	I/O
154	I/O
155	I/O
156	I/O
157	I/O
158	I/O
159	WD, I/O
160	WD, I/O
161	I/O
162	I/O

Table 55 • VQ80

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
49	I/O	I/O
50	CLK, I/O	CLK, I/O
51	I/O	I/O
52	MODE	MODE
53	VCC	VCC
54	NC	I/O
55	NC	I/O
56	NC	I/O
57	SDI, I/O	SDI, I/O
58	DCLK, I/O	DCLK, I/O
59	PRA, I/O	PRA, I/O
60	NC	NC
61	PRB, I/O	PRB, I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	I/O	I/O
68	GND	GND
69	I/O	I/O
70	I/O	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	VCC	VCC
75	I/O	I/O
76	I/O	I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	I/O
123	I/O
124	I/O
125	I/O
126	GND
127	I/O
128	TCK, I/O
129	LP
130	VCCA
131	GND
132	VCCI
133	VCCA
134	I/O
135	I/O
136	VCCA
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
207	I/O
208	I/O
209	QCLKC, I/O
210	I/O
211	WD, I/O
212	WD, I/O
213	I/O
214	I/O
215	WD, I/O
216	WD, I/O
217	I/O
218	PRB, I/O
219	I/O
220	CLKB, I/O
221	I/O
222	GND
223	GND
224	VCCA
225	VCCI
226	I/O
227	CLKA, I/O
228	I/O
229	PRA, I/O
230	I/O
231	I/O
232	WD, I/O
233	WD, I/O
234	I/O
235	I/O
236	I/O
237	I/O
238	I/O
239	I/O
240	QCLKD, I/O
241	I/O
242	WD, I/O
243	GND

Table 62 • CQ172

99	I/O
100	I/O
101	I/O
102	I/O
103	GND
104	I/O
105	I/O
106	VKS
107	VPP
108	GND
109	VCCI
110	VSV
111	I/O
112	I/O
113	VCC
114	I/O
115	I/O
116	I/O
117	I/O
118	GND
119	I/O
120	I/O
121	I/O
122	I/O
123	GNDI
124	I/O
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	SDI
132	I/O
133	I/O
134	I/O
135	I/O
136	VCCI
137	I/O