



Welcome to [E-XFL.COM](#)

### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 140   |
| Number of Gates                | 24000   |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 208-BFQFP   |
| Supplier Device Package        | 208-PQFP (28x28)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-2pqq208">https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-2pqq208</a> |



**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo,  
CA 92656 USA  
Within the USA: +1 (800) 713-4113  
Outside the USA: +1 (949) 380-6100  
Fax: +1 (949) 215-4996  
Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)  
[www.microsemi.com](http://www.microsemi.com)

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.



#### About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

# Tables

---

|          |   |    |
|----------|---|----|
| Table 1  | Product profile . . . . .   | 1  |
| Table 2  | Plastic Device Resources . . . . .  | 4  |
| Table 3  | Ceramic Device Resources . . . . .  | 4  |
| Table 4  | Temperature Grade Offerings . . . . .   | 5  |
| Table 5  | Speed Grade Offerings . . . . .   | 5  |
| Table 6  | Voltage Support of MX Devices . . . . .   | 13 |
| Table 7  | Fixed Capacitance Values for MX FPGAs (pF) . . . . .  | 16 |
| Table 8  | Device Configuration Options for Probe Capability . . . . .   | 17 |
| Table 9  | Test Access Port Descriptions . . . . .   | 18 |
| Table 10 | Supported BST Public Instructions . . . . .   | 18 |
| Table 11 | Boundary Scan Pin Configuration and Functionality . . . . .   | 19 |
| Table 12 | Absolute Maximum Ratings for 40MX Devices* . . . . .  | 20 |
| Table 13 | Absolute Maximum Ratings for 42MX Devices* . . . . .  | 20 |
| Table 14 | Recommended Operating Conditions . . . . .  | 21 |
| Table 15 | 5V TTL Electrical Specifications . . . . .  | 21 |
| Table 16 | Absolute Maximum Ratings for 40MX Devices* . . . . .  | 22 |
| Table 17 | Absolute Maximum Ratings for 42MX Devices* . . . . .  | 22 |
| Table 18 | Recommended Operating Conditions . . . . .  | 22 |
| Table 19 | 3.3V LVTTL Electrical Specifications . . . . .  | 23 |
| Table 20 | Absolute Maximum Ratings* . . . . .   | 23 |
| Table 21 | Recommended Operating Conditions . . . . .  | 24 |
| Table 22 | Mixed 5.0V/3.3V Electrical Specifications . . . . .   | 25 |
| Table 23 | DC Specification (5.0 V PCI Signaling) . . . . .  | 25 |
| Table 24 | AC Specifications (5.0V PCI Signaling)* . . . . .   | 26 |
| Table 25 | DC Specification (3.3 V PCI Signaling) . . . . .  | 27 |
| Table 26 | AC Specifications for (3.3 V PCI Signaling)* . . . . .  | 27 |
| Table 27 | Package Thermal Characteristics . . . . .   | 29 |
| Table 28 | 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCCA} = 5.0 \text{ V}$ ) . . . . .                                 | 38 |
| Table 29 | 40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCC} = 5.0 \text{ V}$ ) . . . . .                                   | 38 |
| Table 30 | 42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCCA} = 3.3 \text{ V}$ ) . . . . .                                  | 39 |
| Table 31 | 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCC} = 3.3 \text{ V}$ ) . . . . .                                  | 39 |
| Table 32 | Clock Specification for 33 MHz PCI . . . . .  | 40 |
| Table 33 | Timing Parameters for 33 MHz PCI . . . . .  | 40 |
| Table 34 | A40MX02 Timing Characteristics (Nominal 5.0 V Operation) . . . . .  | 41 |
| Table 35 | A40MX02 Timing Characteristics (Nominal 3.3 V Operation) . . . . .  | 43 |
| Table 36 | A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .  | 46 |
| Table 37 | A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .   | 49 |
| Table 38 | A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . . | 52 |
| Table 39 | A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .  | 56 |
| Table 40 | A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . . | 60 |
| Table 41 | A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .  | 64 |
| Table 42 | A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . . | 67 |
| Table 43 | A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .  | 71 |
| Table 44 | A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) . . . . .  | 75 |
| Table 45 | A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, . . . . .   |    |

**Figure 8 • Clock Networks of 42MX Devices****Figure 9 • Quadrant Clock Network of A42MX36 Devices**

**Note:** \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

### 3.2.5 MultiPlex I/O Modules


42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the [Antifuse Macro Library Guide](#) for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the [Antifuse Macro Library Guide](#) for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.

**Figure 33 • 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)**

### 3.10.7 Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45 µm lithography, offer nominal levels of 100 Ω resistance and 7.0 fF capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

## 3.11 Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent; actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer software utility or by performing simulation with post-layout delays.

### 3.11.1 Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Microsemi's Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

### 3.11.2 Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, V<sub>CC</sub> = 4.75 V, T<sub>J</sub> = 70°C)**

|  |  | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      |       |
|--|--|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| Parameter / Description                                  |  | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. | Units |
| t <sub>HENA</sub>  | Flip-Flop (Latch) Enable Hold                | 0.0      | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | 0.0  | 0.0      | ns   |       |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch) Clock Active Pulse Width   | 3.3      | 3.8  | 4.3      | 5.0  | 5.0      | 7.0  | 7.0       | 7.0  | 7.0      | ns   |       |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch) Asynchronous Pulse Width   | 3.3      | 3.8  | 4.3      | 5.0  | 5.0      | 7.0  | 7.0       | 7.0  | 7.0      | ns   |       |
| t <sub>A</sub>   | Flip-Flop Clock Input Period                 | 4.8      | 5.6  | 6.3      | 7.5  | 7.5      | 10.4 | 10.4      | 10.4 | 10.4     | ns   |       |
| f <sub>MAX</sub>   | Flip-Flop (Latch) Clock Frequency (FO = 128) |          | 181  | 167      | 154  | 134      | 80   | 80        | 80   | 80       | MHz  |       |
| <b>Input Module Propagation Delays</b>                   |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>  | Pad-to-Y HIGH                                |          | 0.7  | 0.8      | 0.9  | 1.1      | 1.5  | 1.5       | 1.5  | 1.5      | ns   |       |
| t <sub>INYL</sub>  | Pad-to-Y LOW                                 |          | 0.6  | 0.7      | 0.8  | 1.0      | 1.3  | 1.3       | 1.3  | 1.3      | ns   |       |
| <b>Input Module Predicted Routing Delays<sup>1</sup></b> |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay                         |          | 2.1  | 2.4      | 2.2  | 3.2      | 4.5  | 4.5       | 4.5  | 4.5      | ns   |       |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay                         |          | 2.6  | 3.0      | 3.4  | 4.0      | 5.6  | 5.6       | 5.6  | 5.6      | ns   |       |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay                         |          | 3.1  | 3.6      | 4.1  | 4.8      | 6.7  | 6.7       | 6.7  | 6.7      | ns   |       |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay                         |          | 3.6  | 4.2      | 4.8  | 5.6      | 7.8  | 7.8       | 7.8  | 7.8      | ns   |       |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay                         |          | 5.7  | 6.6      | 7.5  | 8.8      | 12.4 | 12.4      | 12.4 | 12.4     | ns   |       |
| <b>Global Clock Network</b>                              |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input Low to HIGH                            | FO = 16  | 4.6  | 5.3      | 6.0  | 7.0      | 9.8  | 9.8       | 9.8  | 9.8      | ns   |       |
|  |  | FO = 128 | 4.6  | 5.3      | 6.0  | 7.0      | 9.8  | 9.8       | 9.8  | 9.8      | ns   |       |
| t <sub>CKL</sub>   | Input High to LOW                            | FO = 16  | 4.8  | 5.6      | 6.3  | 7.4      | 10.4 | 10.4      | 10.4 | 10.4     | ns   |       |
|  |  | FO = 128 | 4.8  | 5.6      | 6.3  | 7.4      | 10.4 | 10.4      | 10.4 | 10.4     | ns   |       |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH                     | FO = 16  | 2.2  | 2.6      | 2.9  | 3.4      | 4.8  | 4.8       | 4.8  | 4.8      | ns   |       |
|  |  | FO = 128 | 2.4  | 2.7      | 3.1  | 3.6      | 5.1  | 5.1       | 5.1  | 5.1      | ns   |       |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW                      | FO = 16  | 2.2  | 2.6      | 2.9  | 3.4      | 4.8  | 4.8       | 4.8  | 4.8      | ns   |       |
|  |  | FO = 128 | 2.4  | 2.7      | 3.01 | 3.6      | 5.1  | 5.1       | 5.1  | 5.1      | ns   |       |
| t <sub>CKSW</sub>  | Maximum Skew                                 | FO = 16  | 0.4  | 0.5      | 0.5  | 0.6      | 0.8  | 0.8       | 0.8  | 0.8      | ns   |       |
|  |  | FO = 128 | 0.5  | 0.6      | 0.7  | 0.8      | 1.2  | 1.2       | 1.2  | 1.2      | ns   |       |
| t <sub>P</sub>   | Minimum Period                               | FO = 16  | 4.7  | 5.4      | 6.1  | 7.2      | 10.0 | 10.0      | 10.0 | 10.0     | ns   |       |
|  |  | FO = 128 | 4.8  | 5.6      | 6.3  | 7.5      | 10.4 | 10.4      | 10.4 | 10.4     | ns   |       |
| f <sub>MAX</sub>   | Maximum Frequency                            | FO = 16  | 188  | 175      | 160  | 139      | 83   | 83        | 83   | 83       | MHz  |       |
|  |  | FO = 128 | 181  | 168      | 154  | 134      | 80   | 80        | 80   | 80       | ns   |       |
| <b>TTL Output Module Timing<sup>4</sup></b>              |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>   | Data-to-Pad HIGH                             |          | 3.3  | 3.8      | 4.3  | 5.1      | 7.2  | 7.2       | 7.2  | 7.2      | ns   |       |
| t <sub>DHL</sub>   | Data-to-Pad LOW                              |          | 4.0  | 4.6      | 5.2  | 6.1      | 8.6  | 8.6       | 8.6  | 8.6      | ns   |       |
| t <sub>ENZH</sub>  | Enable Pad Z to HIGH                         |          | 3.7  | 4.3      | 4.9  | 5.8      | 8.0  | 8.0       | 8.0  | 8.0      | ns   |       |
| t <sub>ENZL</sub>  | Enable Pad Z to LOW                          |          | 4.7  | 5.4      | 6.1  | 7.2      | 10.1 | 10.1      | 10.1 | 10.1     | ns   |       |
| t <sub>ENHZ</sub>  | Enable Pad HIGH to Z                         |          | 7.9  | 9.1      | 10.4 | 12.2     | 17.1 | 17.1      | 17.1 | 17.1     | ns   |       |

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, V<sub>CC</sub> = 3.0 V, T<sub>J</sub> = 70°C)**

| <b>Parameter / Description</b>         | <b>-3 Speed</b>                                    |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std Speed</b> |             | <b>-F Speed</b> |             | <b>Units</b> |
|--|--|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
|  | <b>Min.</b>  | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>      | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> |              |
| t <sub>WCLKA</sub>                     | Flip-Flop (Latch)<br>Clock Active Pulse Width      | 4.6         | 5.3             | 5.6         | 7.0             | 9.8         |                  |             |                 |             | ns           |
| t <sub>WASYN</sub>                     | Flip-Flop (Latch)<br>Asynchronous Pulse Width      | 4.6         | 5.3             | 5.6         | 7.0             | 9.8         |                  |             |                 |             | ns           |
| t <sub>A</sub>                         | Flip-Flop Clock Input Period                       | 6.8         | 7.8             | 8.9         | 10.4            | 14.6        |                  |             |                 |             | ns           |
| f <sub>MAX</sub>                       | Flip-Flop (Latch) Clock<br>Frequency<br>(FO = 128) |             | 109             | 101         | 92              | 80          | 48               | MHz         |                 |             |              |
| <b>Input Module Propagation Delays</b> |  |             |                 |             |                 |             |                  |             |                 |             |              |
| t <sub>I<sub>NYH</sub></sub>           | Pad-to-Y HIGH                                      |             | 1.0             | 1.1         | 1.3             | 1.5         | 2.1              | ns          |                 |             |              |
| t <sub>I<sub>NYL</sub></sub>           | Pad-to-Y LOW                                       |             | 0.9             | 1.0         | 1.1             | 1.3         | 1.9              | ns          |                 |             |              |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

| <b>Parameter / Description</b> |  | <b>-3 Speed</b> |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std Speed</b> |             | <b>-F Speed</b> |             | <b>Units</b> |
|--------------------------------|--|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
|                                |  | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>      | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> |              |
| t <sub>WASYN</sub>             | Flip-Flop (Latch) Asynchronous Pulse Width | 4.5             |             | 4.9             |             | 5.6             |             | 6.6              |             | 9.2             |             | ns           |
| t <sub>A</sub>                 | Flip-Flop Clock Input Period               | 3.5             |             | 3.8             |             | 4.3             |             | 5.1              |             | 7.1             |             | ns           |
| t <sub>INH</sub>               | Input Buffer Latch Hold                    | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             |             | ns           |
| t <sub>INSU</sub>              | Input Buffer Latch Set-Up                  | 0.3             |             | 0.3             |             | 0.4             |             | 0.4              |             | 0.6             |             | ns           |
| t <sub>OUTH</sub>              | Output Buffer Latch Hold                   | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             |             | ns           |
| t <sub>OUTSU</sub>             | Output Buffer Latch Set-Up                 | 0.3             |             | 0.3             |             | 0.4             |             | 0.4              |             | 0.6             |             | ns           |
| f <sub>MAX</sub>               | Flip-Flop (Latch) Clock Frequency          | 268             |             | 244             |             | 224             |             | 195              |             | 117             |             | MHz          |

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

| Parameter / Description                                  |                             | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      |
|--|-----------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|
|  |                             | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |
| <b>Input Module Propagation Delays</b>                   |                             |          |      |          |      |          |      |           |      |          |      |
| t <sub>INYH</sub>  | Pad-to-Y HIGH               |          |      | 1.5      | 1.6  | 1.8      |      | 2.17      |      | 3.0      | ns   |
| t <sub>INYL</sub>  | Pad-to-Y LOW                |          |      | 1.2      | 1.3  | 1.4      |      | 1.7       |      | 2.4      | ns   |
| t <sub>INGH</sub>  | G to Y HIGH                 |          |      | 1.8      | 2.0  | 2.3      |      | 2.7       |      | 3.7      | ns   |
| t <sub>INGL</sub>  | G to Y LOW                  |          |      | 1.8      | 2.0  | 2.3      |      | 2.7       |      | 3.7      | ns   |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                             |          |      |          |      |          |      |           |      |          |      |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay        |          |      | 2.8      | 3.2  | 3.6      |      | 4.2       |      | 5.9      | ns   |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay        |          |      | 3.2      | 3.5  | 4.0      |      | 4.7       |      | 6.6      | ns   |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay        |          |      | 3.5      | 3.9  | 4.4      |      | 5.2       |      | 7.3      | ns   |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay        |          |      | 3.9      | 4.3  | 4.9      |      | 5.7       |      | 8.0      | ns   |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay        |          |      | 5.2      | 5.8  | 6.6      |      | 7.7       |      | 10.8     | ns   |
| <b>Global Clock Network</b>                              |                             |          |      |          |      |          |      |           |      |          |      |
| t <sub>CKH</sub>   | Input LOW to HIGH           | FO = 32  |      | 4.1      | 4.5  | 5.1      |      | 6.0       |      | 8.4      | ns   |
|  |                             | FO = 256 |      | 4.5      | 5.0  | 5.6      |      | 6.7       |      | 9.3      | ns   |
| t <sub>CKL</sub>   | Input HIGH to LOW           | FO = 32  |      | 5.0      | 5.5  | 6.2      |      | 7.3       |      | 10.2     | ns   |
|  |                             | FO = 256 |      | 5.4      | 6.0  | 6.8      |      | 8.0       |      | 11.2     | ns   |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH    | FO = 32  | 1.7  | 1.9      | 2.1  | 2.5      |      | 3.5       |      | ns       |      |
|  |                             | FO = 256 | 1.9  | 2.1      | 2.3  | 2.7      |      | 3.8       |      | ns       |      |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW     | FO = 32  | 1.7  | 1.9      | 2.1  | 2.5      |      | 3.5       |      | ns       |      |
|  |                             | FO = 256 | 1.9  | 2.1      | 2.3  | 2.7      |      | 3.8       |      | ns       |      |
| t <sub>CKSW</sub>  | Maximum Skew                | FO = 32  |      | 0.4      | 0.5  | 0.5      |      | 0.6       |      | 0.9      | ns   |
|  |                             | FO = 256 |      | 0.4      | 0.5  | 0.5      |      | 0.6       |      | 0.9      | ns   |
| t <sub>SUEXT</sub>                                       | Input Latch External Set-Up | FO = 32  | 0.0  | 0.0      | 0.0  | 0.0      |      | 0.0       |      | 0.0      | ns   |
|  |                             | FO = 256 | 0.0  | 0.0      | 0.0  | 0.0      |      | 0.0       |      | 0.0      | ns   |
| t <sub>HEXT</sub>  | Input Latch External Hold   | FO = 32  | 3.3  | 3.7      | 4.2  | 4.9      |      | 6.9       |      | ns       |      |
|  |                             | FO = 256 | 3.7  | 4.1      | 4.6  | 5.5      |      | 7.6       |      | ns       |      |
| t <sub>P</sub>   | Minimum Period              | FO = 32  | 5.6  | 6.2      | 6.7  | 7.8      |      | 12.9      |      | ns       |      |
|  |                             | FO = 256 | 6.1  | 6.8      | 7.4  | 8.5      |      | 14.2      |      | ns       |      |
| f <sub>MAX</sub>   | Maximum Frequency           | FO = 32  | 177  | 161      | 148  | 129      |      | 77        | MHz  |          |      |
|  |                             | FO = 256 | 161  | 146      | 135  | 117      |      | 70        | MHz  |          |      |

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

| <b>Parameter / Description</b>                           |  | <b>-3 Speed</b> |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std Speed</b> |             | <b>-F Speed</b> |             |        |
|--|--|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------|
|  |  | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>      | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> |        |
| t <sub>RD3</sub>   | FO = 3 Routing Delay                       |                 |             | 1.3             |             | 1.4             |             | 1.6              |             | 1.9             |             | 2.7 ns |
| t <sub>RD4</sub>   | FO = 4 Routing Delay                       |                 |             | 1.6             |             | 1.7             |             | 2.0              |             | 2.3             |             | 3.2 ns |
| t <sub>RD8</sub>   | FO = 8 Routing Delay                       |                 |             | 2.6             |             | 2.9             |             | 3.2              |             | 3.8             |             | 5.3 ns |
| <b>Logic Module Sequential Timing<sup>3,4</sup></b>      |  |                 |             |                 |             |                 |             |                  |             |                 |             |        |
| t <sub>SUD</sub>   | Flip-Flop (Latch) Data Input Set-Up        |                 | 0.3         |                 | 0.4         |                 | 0.4         |                  | 0.5         |                 | 0.7         | ns     |
| t <sub>HD</sub>  | Flip-Flop (Latch) Data Input Hold          | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             |             | ns     |
| t <sub>SUENA</sub>                                       | Flip-Flop (Latch) Enable Set-Up            | 0.7             |             | 0.8             |             | 0.9             |             | 1.0              |             | 1.4             |             | ns     |
| t <sub>HENA</sub>  | Flip-Flop (Latch) Enable Hold              | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             |             | ns     |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch) Clock Active Pulse Width |                 | 3.4         |                 | 3.8         |                 | 4.3         |                  | 5.0         |                 | 7.1         | ns     |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch) Asynchronous Pulse Width |                 | 4.5         |                 | 5.0         |                 | 5.6         |                  | 6.6         |                 | 9.2         | ns     |
| t <sub>A</sub>   | Flip-Flop Clock Input Period               | 6.8             |             | 7.6             |             | 8.6             |             | 10.1             |             | 14.1            |             | ns     |
| t <sub>INH</sub>   | Input Buffer Latch Hold                    | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             |             | ns     |
| t <sub>INSU</sub>  | Input Buffer Latch Set-Up                  | 0.5             |             | 0.5             |             | 0.6             |             | 0.7              |             | 1.0             |             | ns     |
| t <sub>OUTH</sub>  | Output Buffer Latch Hold                   | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             |             | ns     |
| t <sub>OUTSU</sub>                                       | Output Buffer Latch Set-Up                 | 0.5             |             | 0.5             |             | 0.6             |             | 0.7              |             | 1.0             |             | ns     |
| f <sub>MAX</sub>   | Flip-Flop (Latch) Clock Frequency          | 215             |             | 195             |             | 179             |             | 156              |             | 94              |             | MHz    |
| <b>Input Module Propagation Delays</b>                   |  |                 |             |                 |             |                 |             |                  |             |                 |             |        |
| t <sub>INYH</sub>  | Pad-to-Y HIGH                              |                 | 1.1         |                 | 1.2         |                 | 1.3         |                  | 1.6         |                 | 2.2         | ns     |
| t <sub>INYL</sub>  | Pad-to-Y LOW                               |                 | 0.8         |                 | 0.9         |                 | 1.0         |                  | 1.2         |                 | 1.7         | ns     |
| t <sub>INGH</sub>  | G to Y HIGH                                |                 | 1.4         |                 | 1.6         |                 | 1.8         |                  | 2.1         |                 | 2.9         | ns     |
| t <sub>INGL</sub>  | G to Y LOW                                 |                 | 1.4         |                 | 1.6         |                 | 1.8         |                  | 2.1         |                 | 2.9         | ns     |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |  |                 |             |                 |             |                 |             |                  |             |                 |             |        |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay                       |                 | 1.8         |                 | 2.0         |                 | 2.3         |                  | 2.7         |                 | 4.0         | ns     |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay                       |                 | 2.1         |                 | 2.3         |                 | 2.6         |                  | 3.1         |                 | 4.3         | ns     |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay                       |                 | 2.3         |                 | 2.6         |                 | 3.0         |                  | 3.5         |                 | 4.9         | ns     |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay                       |                 | 2.6         |                 | 3.0         |                 | 3.3         |                  | 3.9         |                 | 5.4         | ns     |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay                       |                 | 3.6         |                 | 4.0         |                 | 4.6         |                  | 5.4         |                 | 7.5         | ns     |
| <b>Global Clock Network</b>                              |  |                 |             |                 |             |                 |             |                  |             |                 |             |        |
| t <sub>CKH</sub>   | Input LOW to HIGH                          | FO = 32         | 2.6         |                 | 2.9         |                 | 3.3         |                  | 3.9         |                 | 5.4         | ns     |
|  |  | FO = 384        | 2.9         |                 | 3.2         |                 | 3.6         |                  | 4.3         |                 | 6.0         | ns     |
| t <sub>CKL</sub>   | Input HIGH to LOW                          | FO = 32         | 3.8         |                 | 4.2         |                 | 4.8         |                  | 5.6         |                 | 7.8         | ns     |
|  |  | FO = 384        | 4.5         |                 | 5.0         |                 | 5.6         |                  | 6.6         |                 | 9.2         | ns     |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH                   | FO = 32         | 3.2         |                 | 3.5         |                 | 4.0         |                  | 4.7         |                 | 6.6         | ns     |
|  |  | FO = 384        | 3.7         |                 | 4.1         |                 | 4.6         |                  | 5.4         |                 | 7.6         | ns     |

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| <b>Parameter / Description</b>              | <b>-3 Speed</b>  |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std Speed</b> |             | <b>-F Speed</b> |             | <b>Units</b> |
|---|--|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
|   | <b>Min.</b>  | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>      | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> |              |
| <b>TTL Output Module Timing<sup>4</sup></b> |  |             |                 |             |                 |             |                  |             |                 |             |              |
| t <sub>DH</sub>                             | Data-to-Pad HIGH   | 2.5         | 2.8             | 3.2         | 3.7             | 5.2         | ns               |             |                 |             |              |
| t <sub>DHL</sub>                            | Data-to-Pad LOW  | 3.0         | 3.3             | 3.7         | 4.4             | 6.1         | ns               |             |                 |             |              |
| t <sub>ENZH</sub>                           | Enable Pad Z to HIGH                                     | 2.7         | 3.0             | 3.4         | 4.0             | 5.6         | ns               |             |                 |             |              |
| t <sub>ENZL</sub>                           | Enable Pad Z to LOW                                      | 3.0         | 3.3             | 3.8         | 4.4             | 6.2         | ns               |             |                 |             |              |
| t <sub>ENHZ</sub>                           | Enable Pad HIGH to Z                                     | 5.4         | 6.0             | 6.8         | 8.0             | 11.2        | ns               |             |                 |             |              |
| t <sub>ENLZ</sub>                           | Enable Pad LOW to Z                                      | 5.0         | 5.6             | 6.3         | 7.4             | 10.4        | ns               |             |                 |             |              |
| t <sub>GLH</sub>                            | G-to-Pad HIGH  | 2.9         | 3.2             | 3.6         | 4.3             | 6.0         | ns               |             |                 |             |              |
| t <sub>GHL</sub>                            | G-to-Pad LOW   | 2.9         | 3.2             | 3.6         | 4.3             | 6.0         | ns               |             |                 |             |              |
| t <sub>LCO</sub>                            | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading | 5.7         | 6.3             | 7.1         | 8.4             | 11.9        | ns               |             |                 |             |              |
| t <sub>ACO</sub>                            | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     | 8.0         | 8.9             | 10.1        | 11.9            | 16.7        | ns               |             |                 |             |              |
| d <sub>TLH</sub>                            | Capacitive Loading, LOW to HIGH                          | 0.03        | 0.03            | 0.03        | 0.04            | 0.06        | ns/pF            |             |                 |             |              |
| d <sub>THL</sub>                            | Capacitive Loading, HIGH to LOW                          | 0.04        | 0.04            | 0.04        | 0.05            | 0.07        | ns/pF            |             |                 |             |              |

**Table 51 • PQ144**

| <b>PQ144</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| 6                 | I/O                     |
| 7                 | I/O                     |
| 8                 | I/O                     |
| 9                 | GNDQ                    |
| 10                | GNDI                    |
| 11                | NC                      |
| 12                | I/O                     |
| 13                | I/O                     |
| 14                | I/O                     |
| 15                | I/O                     |
| 16                | I/O                     |
| 17                | I/O                     |
| 18                | VSV                     |
| 19                | VCC                     |
| 20                | VCCI                    |
| 21                | NC                      |
| 22                | I/O                     |
| 23                | I/O                     |
| 24                | I/O                     |
| 25                | I/O                     |
| 26                | I/O                     |
| 27                | I/O                     |
| 28                | GND                     |
| 29                | GNDI                    |
| 30                | NC                      |
| 31                | I/O                     |
| 32                | I/O                     |
| 33                | I/O                     |
| 34                | I/O                     |
| 35                | I/O                     |
| 36                | I/O                     |
| 37                | BININ                   |
| 38                | BINOUT                  |
| 39                | I/O                     |
| 40                | I/O                     |
| 41                | I/O                     |
| 42                | I/O                     |

**Table 52 • PQ160**

| <b>PQ160</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 95                | I/O                     | I/O                     | I/O                     |
| 96                | I/O                     | I/O                     | WD, I/O                 |
| 97                | I/O                     | I/O                     | I/O                     |
| 98                | VCCA                    | VCCA                    | VCCA                    |
| 99                | GND                     | GND                     | GND                     |
| 100               | NC                      | I/O                     | I/O                     |
| 101               | I/O                     | I/O                     | I/O                     |
| 102               | I/O                     | I/O                     | I/O                     |
| 103               | NC                      | I/O                     | I/O                     |
| 104               | I/O                     | I/O                     | I/O                     |
| 105               | I/O                     | I/O                     | I/O                     |
| 106               | I/O                     | I/O                     | WD, I/O                 |
| 107               | I/O                     | I/O                     | WD, I/O                 |
| 108               | I/O                     | I/O                     | I/O                     |
| 109               | GND                     | GND                     | GND                     |
| 110               | NC                      | I/O                     | I/O                     |
| 111               | I/O                     | I/O                     | WD, I/O                 |
| 112               | I/O                     | I/O                     | WD, I/O                 |
| 113               | I/O                     | I/O                     | I/O                     |
| 114               | NC                      | VCCI                    | VCCI                    |
| 115               | I/O                     | I/O                     | WD, I/O                 |
| 116               | NC                      | I/O                     | WD, I/O                 |
| 117               | I/O                     | I/O                     | I/O                     |
| 118               | I/O                     | I/O                     | TDI, I/O                |
| 119               | I/O                     | I/O                     | TMS, I/O                |
| 120               | GND                     | GND                     | GND                     |
| 121               | I/O                     | I/O                     | I/O                     |
| 122               | I/O                     | I/O                     | I/O                     |
| 123               | I/O                     | I/O                     | I/O                     |
| 124               | NC                      | I/O                     | I/O                     |
| 125               | GND                     | GND                     | GND                     |
| 126               | I/O                     | I/O                     | I/O                     |
| 127               | I/O                     | I/O                     | I/O                     |
| 128               | I/O                     | I/O                     | I/O                     |
| 129               | NC                      | I/O                     | I/O                     |
| 130               | GND                     | GND                     | GND                     |
| 131               | I/O                     | I/O                     | I/O                     |

**Table 53 • PQ208**


| <b>PQ208</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> | <b>A42MX36 Function</b> |
| 132               | VCCI                    | VCCI                    | VCCI                    |
| 133               | VCCA                    | VCCA                    | VCCA                    |
| 134               | I/O                     | I/O                     | I/O                     |
| 135               | I/O                     | I/O                     | I/O                     |
| 136               | VCCA                    | VCCA                    | VCCA                    |
| 137               | I/O                     | I/O                     | I/O                     |
| 138               | I/O                     | I/O                     | I/O                     |
| 139               | I/O                     | I/O                     | I/O                     |
| 140               | I/O                     | I/O                     | I/O                     |
| 141               | NC                      | I/O                     | I/O                     |
| 142               | I/O                     | I/O                     | I/O                     |
| 143               | I/O                     | I/O                     | I/O                     |
| 144               | I/O                     | I/O                     | I/O                     |
| 145               | I/O                     | I/O                     | I/O                     |
| 146               | NC                      | I/O                     | I/O                     |
| 147               | NC                      | I/O                     | I/O                     |
| 148               | NC                      | I/O                     | I/O                     |
| 149               | NC                      | I/O                     | I/O                     |
| 150               | GND                     | GND                     | GND                     |
| 151               | I/O                     | I/O                     | I/O                     |
| 152               | I/O                     | I/O                     | I/O                     |
| 153               | I/O                     | I/O                     | I/O                     |
| 154               | I/O                     | I/O                     | I/O                     |
| 155               | I/O                     | I/O                     | I/O                     |
| 156               | I/O                     | I/O                     | I/O                     |
| 157               | GND                     | GND                     | GND                     |
| 158               | I/O                     | I/O                     | I/O                     |
| 159               | SDI, I/O                | SDI, I/O                | SDI, I/O                |
| 160               | I/O                     | I/O                     | I/O                     |
| 161               | I/O                     | WD, I/O                 | WD, I/O                 |
| 162               | I/O                     | WD, I/O                 | WD, I/O                 |
| 163               | I/O                     | I/O                     | I/O                     |
| 164               | VCCI                    | VCCI                    | VCCI                    |
| 165               | NC                      | I/O                     | I/O                     |
| 166               | NC                      | I/O                     | I/O                     |
| 167               | I/O                     | I/O                     | I/O                     |
| 168               | I/O                     | WD, I/O                 | WD, I/O                 |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 163               | WD, I/O                 |
| 164               | WD, I/O                 |
| 165               | I/O                     |
| 166               | QCLKA, I/O              |
| 167               | I/O                     |
| 168               | I/O                     |
| 169               | I/O                     |
| 170               | I/O                     |
| 171               | I/O                     |
| 172               | VCCI                    |
| 173               | I/O                     |
| 174               | WD, I/O                 |
| 175               | WD, I/O                 |
| 176               | I/O                     |
| 177               | I/O                     |
| 178               | TDI, I/O                |
| 179               | TMS, I/O                |
| 180               | GND                     |
| 181               | VCCA                    |
| 182               | GND                     |
| 183               | I/O                     |
| 184               | I/O                     |
| 185               | I/O                     |
| 186               | I/O                     |
| 187               | I/O                     |
| 188               | I/O                     |
| 189               | I/O                     |
| 190               | I/O                     |
| 191               | I/O                     |
| 192               | VCCI                    |
| 193               | I/O                     |
| 194               | I/O                     |
| 195               | I/O                     |
| 196               | I/O                     |
| 197               | I/O                     |
| 198               | I/O                     |
| 199               | I/O                     |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 237               | GND                     |
| 238               | MODE                    |
| 239               | VCCA                    |
| 240               | GND                     |

**Figure 46 • VQ80****Table 55 • VQ80**

| <b>VQ80</b>       |                         |                         |
|-------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> |
| 1                 | I/O                     | I/O                     |
| 2                 | NC                      | I/O                     |
| 3                 | NC                      | I/O                     |
| 4                 | NC                      | I/O                     |
| 5                 | I/O                     | I/O                     |
| 6                 | I/O                     | I/O                     |
| 7                 | GND                     | GND                     |
| 8                 | I/O                     | I/O                     |
| 9                 | I/O                     | I/O                     |
| 10                | I/O                     | I/O                     |
| 11                | I/O                     | I/O                     |
| 12                | I/O                     | I/O                     |

**Table 55 • VQ80**

| <b>VQ80</b>       |                         |                         |
|-------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> |
| 49                | I/O                     | I/O                     |
| 50                | CLK, I/O                | CLK, I/O                |
| 51                | I/O                     | I/O                     |
| 52                | MODE                    | MODE                    |
| 53                | VCC                     | VCC                     |
| 54                | NC                      | I/O                     |
| 55                | NC                      | I/O                     |
| 56                | NC                      | I/O                     |
| 57                | SDI, I/O                | SDI, I/O                |
| 58                | DCLK, I/O               | DCLK, I/O               |
| 59                | PRA, I/O                | PRA, I/O                |
| 60                | NC                      | NC                      |
| 61                | PRB, I/O                | PRB, I/O                |
| 62                | I/O                     | I/O                     |
| 63                | I/O                     | I/O                     |
| 64                | I/O                     | I/O                     |
| 65                | I/O                     | I/O                     |
| 66                | I/O                     | I/O                     |
| 67                | I/O                     | I/O                     |
| 68                | GND                     | GND                     |
| 69                | I/O                     | I/O                     |
| 70                | I/O                     | I/O                     |
| 71                | I/O                     | I/O                     |
| 72                | I/O                     | I/O                     |
| 73                | I/O                     | I/O                     |
| 74                | VCC                     | <b>VCC</b>              |
| 75                | I/O                     | I/O                     |
| 76                | I/O                     | I/O                     |
| 77                | I/O                     | I/O                     |
| 78                | I/O                     | I/O                     |
| 79                | I/O                     | I/O                     |
| 80                | I/O                     | I/O                     |

**Table 56 • VQ100**

| VQ100      |                  |                  |
|------------|------------------|------------------|
| Pin Number | A42MX09 Function | A42MX16 Function |
| 57         | I/O              | I/O              |
| 58         | I/O              | I/O              |
| 59         | I/O              | I/O              |
| 60         | I/O              | I/O              |
| 61         | I/O              | I/O              |
| 62         | LP               | LP               |
| 63         | VCCA             | VCCA             |
| 64         | VCCI             | VCCI             |
| 65         | VCCA             | VCCA             |
| 66         | I/O              | I/O              |
| 67         | I/O              | I/O              |
| 68         | I/O              | I/O              |
| 69         | I/O              | I/O              |
| 70         | GND              | GND              |
| 71         | I/O              | I/O              |
| 72         | I/O              | I/O              |
| 73         | I/O              | I/O              |
| 74         | I/O              | I/O              |
| 75         | I/O              | I/O              |
| 76         | I/O              | I/O              |
| 77         | SDI, I/O         | SDI, I/O         |
| 78         | I/O              | I/O              |
| 79         | I/O              | I/O              |
| 80         | I/O              | I/O              |
| 81         | I/O              | I/O              |
| 82         | GND              | GND              |
| 83         | I/O              | I/O              |
| 84         | I/O              | I/O              |
| 85         | PRA, I/O         | PRA, I/O         |
| 86         | I/O              | I/O              |
| 87         | CLKA, I/O        | CLKA, I/O        |
| 88         | VCCA             | VCCA             |
| 89         | I/O              | I/O              |
| 90         | CLKB, I/O        | CLKB, I/O        |
| 91         | I/O              | I/O              |
| 92         | PRB, I/O         | PRB, I/O         |

**Table 58 • CQ208**

| <b>CQ208</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 1                 | GND                     |
| 2                 | VCCA                    |
| 3                 | MODE                    |
| 4                 | I/O                     |
| 5                 | I/O                     |
| 6                 | I/O                     |
| 7                 | I/O                     |
| 8                 | I/O                     |
| 9                 | I/O                     |
| 10                | I/O                     |
| 11                | I/O                     |
| 12                | I/O                     |
| 13                | I/O                     |
| 14                | I/O                     |
| 15                | I/O                     |
| 16                | I/O                     |
| 17                | VCCA                    |
| 18                | I/O                     |
| 19                | I/O                     |
| 20                | I/O                     |
| 21                | I/O                     |
| 22                | GND                     |
| 23                | I/O                     |
| 24                | I/O                     |
| 25                | I/O                     |
| 26                | I/O                     |
| 27                | GND                     |
| 28                | VCCI                    |
| 29                | VCCA                    |
| 30                | I/O                     |
| 31                | I/O                     |
| 32                | VCCA                    |
| 33                | I/O                     |
| 34                | I/O                     |
| 35                | I/O                     |
| 36                | I/O                     |

**Table 59 • CQ256**

| <b>CQ256</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 59                | I/O                     |
| 60                | VCCA                    |
| 61                | GND                     |
| 62                | GND                     |
| 63                | NC                      |
| 64                | NC                      |
| 65                | NC                      |
| 66                | I/O                     |
| 67                | SDO, TDO, I/O           |
| 68                | I/O                     |
| 69                | WD, I/O                 |
| 70                | WD, I/O                 |
| 71                | I/O                     |
| 72                | VCCI                    |
| 73                | I/O                     |
| 74                | I/O                     |
| 75                | I/O                     |
| 76                | WD, I/O                 |
| 77                | GND                     |
| 78                | WD, I/O                 |
| 79                | I/O                     |
| 80                | QCLKB, I/O              |
| 81                | I/O                     |
| 82                | I/O                     |
| 83                | I/O                     |
| 84                | I/O                     |
| 85                | I/O                     |
| 86                | I/O                     |
| 87                | WD, I/O                 |
| 88                | WD, I/O                 |
| 89                | I/O                     |
| 90                | I/O                     |
| 91                | I/O                     |
| 92                | I/O                     |
| 93                | I/O                     |
| 94                | I/O                     |
| 95                | VCCI                    |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| G12               | VSV                     |
| F13               | I/O                     |
| F12               | I/O                     |
| F11               | I/O                     |
| F10               | I/O                     |
| E13               | I/O                     |
| D13               | I/O                     |
| D12               | I/O                     |
| C13               | I/O                     |
| B13               | I/O                     |
| D11               | I/O                     |
| C12               | I/O                     |
| A13               | I/O                     |
| C11               | I/O                     |
| B12               | SDI                     |
| B11               | I/O                     |
| C10               | I/O                     |
| A12               | I/O                     |
| A11               | I/O                     |
| B10               | I/O                     |
| D8                | I/O                     |
| A10               | I/O                     |
| C8                | I/O                     |
| A9                | I/O                     |
| B8                | PRBA                    |
| A8                | I/O                     |
| B7                | CLKA                    |
| A7                | I/O                     |
| B6                | CLKB                    |
| A6                | I/O                     |
| C6                | PRBB                    |
| A5                | I/O                     |
| D6                | I/O                     |
| A4                | I/O                     |
| B4                | I/O                     |
| A3                | I/O                     |
| C4                | I/O                     |