



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	140
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-2pqg208i

2 40MX and 42MX FPGA Families

2.1 Features

The following sections list out various features of the 40MX and 42MX FPGA family devices.

2.1.1 High Capacity

- Single-Chip ASIC Alternative
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins

2.1.2 High Performance

- 5.6 ns Clock-to-Out
- 250 MHz Performance
- 5 ns Dual-Port SRAM Access
- 100 MHz FIFOs
- 7.5 ns 35-Bit Address Decode

2.1.3 HiRel Features

- Commercial, Industrial, Automotive, and Military Temperature Plastic Packages
- Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages
- QML Certification
- Ceramic Devices Available to DSCC SMD

2.1.4 Ease of Integration



- Mixed-Voltage Operation (5.0 V or 3.3 V for core and I/Os), with PCI-Compliant I/Os
- Up to 100% Resource Utilization and 100% Pin Locking
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

2.2 Product Profile

The following table gives the features of the products.

Table 1 • Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Capacity						
System Gates	3,000	6,000	14,000	24,000	36,000	54,000
SRAM Bits	—	—	—	—	—	2,560
Logic Modules						
Sequential	—	—	348	624	954	1,230
Combinatorial	295	547	336	608	912	1,184
Decode	—	—	—	—	24	24
Clock-to-Out						
	9.5 ns	9.5 ns	5.6 ns	6.1 ns	6.1 ns	6.3 ns
SRAM Modules (64x4 or 32x8)						
	—	—	—	—	—	10
Dedicated Flip-Flops						
	—	—	348	624	954	1,230

Figure 5 • A42MX24 and A42MX36 D-Module Implementation**Figure 6 • A42MX36 Dual-Port SRAM Block**

3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.

approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.


3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

Table 28 • 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 5.0 \text{ V}$)

Temperature								
42MX Voltage	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C	
4.50	0.93	0.95	1.05	1.09	1.25	1.29	1.41	
4.75	0.88	0.90	1.00	1.03	1.18	1.22	1.34	
5.00	0.85	0.87	0.96	1.00	1.15	1.18	1.29	
5.25	0.84	0.86	0.95	0.97	1.12	1.14	1.28	
5.50	0.83	0.85	0.94	0.96	1.10	1.13	1.26	

Figure 34 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 5.0 \text{ V}$)



Note: This derating factor applies to all routing and propagation delays

Table 29 • 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $VCC = 5.0 \text{ V}$)

Temperature								
40MX Voltage	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C	
4.50	0.89	0.93	1.02	1.09	1.25	1.31	1.45	
4.75	0.84	0.88	0.97	1.03	1.18	1.24	1.37	
5.00	0.82	0.85	0.94	1.00	1.15	1.20	1.33	
5.25	0.80	0.82	0.91	0.97	1.12	1.16	1.29	
5.50	0.79	0.82	0.90	0.96	1.10	1.15	1.28	

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _P Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1	ns
	FO = 128	6.8		7.8		8.9		10.4		14.6	
f _{MAX} Maximum Frequency	FO = 16		113		105		96		83		50 MHz
	FO = 128		109		101		92		80		48
TTL Output Module Timing⁴											
t _{DLH} Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0 ns
t _{DHL} Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0 ns
t _{ENZH} Enable Pad Z to HIGH			5.2		6.0		6.8		8.1		11.3 ns
t _{ENZL} Enable Pad Z to LOW			6.6		7.6		8.6		10.1		14.1 ns
t _{ENHZ} Enable Pad HIGH to Z			11.1		12.8		14.5		17.1		23.9 ns
t _{ENLZ} Enable Pad LOW to Z			8.2		9.5		10.7		12.6		17.7 ns
d _{TLH} Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL} Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08 ns/pF

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁴											
t _{DLH}	Data-to-Pad HIGH	2.5	2.8	3.2	3.7	5.2	ns				
t _{DHL}	Data-to-Pad LOW	3.0	3.3	3.7	4.4	6.1	ns				
t _{ENZH}	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns				
t _{ENZL}	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns				
t _{ENHZ}	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns				
t _{GLH}	G-to-Pad HIGH	2.9	3.2	3.6	4.3	6.0	ns				
t _{GHL}	G-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns				
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns				
d _{TLH}	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d _{THL}	Capacitive Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Sequential Timing^{3, 4}											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	0.5	0.5	0.6	0.7	0.9					ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0					ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	1.0	1.1	1.2	1.4	2.0					ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0					ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	4.8	5.3	6.0	7.1	9.9					ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	6.2	6.9	7.9	9.2	12.9					ns
t _A	Flip-Flop Clock Input Period	9.5	10.6	12.0	14.1	19.8					ns
t _{IINH}	Input Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t _{INSU}	Input Buffer Latch Set-Up	0.7	0.8	0.9	1.01	1.4					ns
t _{OUTH}	Output Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.7	0.8	0.89	1.01	1.4					ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency	129	117	108	94	56	MHz				
Input Module Propagation Delays											
t _{IINYH}	Pad-to-Y HIGH	1.5	1.6	1.9	2.2	3.1	ns				
t _{IINYL}	Pad-to-Y LOW	1.1	1.3	1.4	1.7	2.4	ns				
t _{INGH}	G to Y HIGH	2.0	2.2	2.5	2.9	4.1	ns				
t _{INGL}	G to Y LOW	2.0	2.2	2.5	2.9	4.1	ns				
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay	2.6	2.9	3.2	3.8	5.3	ns				
t _{IRD2}	FO = 2 Routing Delay	2.9	3.2	3.7	4.3	6.1	ns				
t _{IRD3}	FO = 3 Routing Delay	3.3	3.6	4.1	4.9	6.8	ns				
t _{IRD4}	FO = 4 Routing Delay	3.6	4.0	4.6	5.4	7.6	ns				
t _{IRD8}	FO = 8 Routing Delay	5.1	5.6	6.4	7.5	10.5	ns				
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	4.4	4.8	5.5	6.5	9.0	ns			
		FO = 384	4.8	5.3	6.0	7.1	9.9	ns			
t _{CKL}	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns			
		FO = 384	6.2	6.9	7.9	9.2	12.9	ns			
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	5.7	6.3	7.1	8.4	11.8	ns			
		FO = 384	6.6	7.4	8.3	9.8	13.7	ns			

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, $V_{CCA} = 4.75$ V, $T_J = 70^\circ\text{C}$)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays²												
t_{IRD1}	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		3.8	ns
t_{IRD2}	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3	ns
t_{IRD3}	FO = 3 Routing Delay		2.3		2.5		2.9		3.4		4.8	ns
t_{IRD4}	FO = 4 Routing Delay		2.5		2.8		3.2		3.7		5.2	ns
t_{IRD8}	FO = 8 Routing Delay		3.4		3.8		4.3		5.1		7.1	ns
Global Clock Network												
t_{CKH}	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4	ns
		FO = 486	2.9		3.2		3.6		4.3		5.9	ns
t_{CKL}	Input HIGH to LOW	FO = 32	3.7		4.1		4.6		5.4		7.6	ns
		FO = 486	4.3		4.7		5.4		6.3		8.8	ns
t_{PWH}	Minimum Pulse Width HIGH	FO = 32	2.2		2.4		2.7		3.2		4.5	ns
		FO = 486	2.4		2.6		3.0		3.5		4.9	ns
t_{PWL}	Minimum Pulse Width LOW	FO = 32	2.2		2.4		2.7		3.2		4.5	ns
		FO = 486	2.4		2.6		3.0		3.5		4.9	ns
t_{CKSW}	Maximum Skew	FO = 32	0.5		0.6		0.7		0.8		1.1	ns
		FO = 486	0.5		0.6		0.7		0.8		1.1	ns
t_{SUEXT}	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		0.0	ns
		FO = 486	0.0		0.0		0.0		0.0		0.0	ns
t_{HEXT}	Input Latch External Hold	FO = 32	2.8		3.1		3.5		4.1		5.7	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t_P	Minimum Period ($1/f_{MAX}$)	FO = 32	4.7		5.2		5.7		6.5		10.9	ns
		FO = 486	5.1		5.7		6.2		7.1		11.9	ns

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{HEXT}	Input Latch External Hold	FO = 32	2.8	3.2	3.6	4.2	4.9	5.9	6.9	ns	ns	
		FO = 635	3.3	3.7	4.2	4.9	6.9	ns	ns			
t _P	Minimum Period (1/f _{MAX})	FO = 32	5.5	6.1	6.6	7.6	8.3	12.7	ns	ns		
		FO = 635	6.0	6.6	7.2	8.3	12.7	13.8	ns	ns		
f _{MAX}	Maximum Datapath Frequency	FO = 32	180	164	151	131	79	MHz				
		FO = 635	166	151	139	121	73	MHz				
TTL Output Module Timing⁵												
t _{DLH}	Data-to-Pad HIGH		2.6	2.8	3.2	3.8	5.3	ns				
t _{DHL}	Data-to-Pad LOW		3.0	3.3	3.7	4.4	6.2	ns				
t _{ENZH}	Enable Pad Z to HIGH		2.7	3.0	3.3	3.9	5.5	ns				
t _{ENZL}	Enable Pad Z to LOW		3.0	3.3	3.7	4.3	6.1	ns				
t _{ENHZ}	Enable Pad HIGH to Z		5.3	5.8	6.6	7.8	10.9	ns				

Table 50 • PQ 100


PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
19	VCC	V _{CC}		I/O	I/O
20	I/O	I/O		I/O	I/O
21	I/O	I/O		I/O	I/O
22	I/O	I/O	GND		GND
23	I/O	I/O		I/O	I/O
24	I/O	I/O		I/O	I/O
25	I/O	I/O		I/O	I/O
26	I/O	I/O		I/O	I/O
27	NC	NC		I/O	I/O
28	NC	NC		I/O	I/O
29	NC	NC		I/O	I/O
30	NC	NC		I/O	I/O
31	NC	I/O		I/O	I/O
32	NC	I/O		I/O	I/O
33	NC	I/O		I/O	I/O
34	I/O	I/O	GND		GND
35	I/O	I/O		I/O	I/O
36	GND	GND		I/O	I/O
37	GND	GND		I/O	I/O
38	I/O	I/O		I/O	I/O
39	I/O	I/O		I/O	I/O
40	I/O	I/O	VCCA		VCCA
41	I/O	I/O		I/O	I/O
42	I/O	I/O		I/O	I/O
43	VCC	VCC		I/O	I/O
44	VCC	VCC		I/O	I/O
45	I/O	I/O		I/O	I/O
46	I/O	I/O	GND		GND
47	I/O	I/O		I/O	I/O
48	NC	I/O		I/O	I/O
49	NC	I/O		I/O	I/O
50	NC	I/O		I/O	I/O
51	NC	NC		I/O	I/O
52	NC	NC	SDO, I/O		SDO, I/O
53	NC	NC		I/O	I/O
54	NC	NC		I/O	I/O
55	NC	NC		I/O	I/O

Table 52 • PQ160

PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	58	VCCI	VCCI	VCCI
	59	GND	GND	GND
	60	VCCA	VCCA	VCCA
	61	LP	LP	LP
	62	I/O	I/O	TCK, I/O
	63	I/O	I/O	I/O
	64	GND	GND	GND
	65	I/O	I/O	I/O
	66	I/O	I/O	I/O
	67	I/O	I/O	I/O
	68	I/O	I/O	I/O
	69	GND	GND	GND
	70	NC	I/O	I/O
	71	I/O	I/O	I/O
	72	I/O	I/O	I/O
	73	I/O	I/O	I/O
	74	I/O	I/O	I/O
	75	NC	I/O	I/O
	76	I/O	I/O	I/O
	77	NC	I/O	I/O
	78	I/O	I/O	I/O
	79	NC	I/O	I/O
	80	GND	GND	GND
	81	I/O	I/O	I/O
	82	SDO, I/O	SDO, I/O	SDO, TDO, I/O
	83	I/O	I/O	WD, I/O
	84	I/O	I/O	WD, I/O
	85	I/O	I/O	I/O
	86	NC	VCCI	VCCI
	87	I/O	I/O	I/O
	88	I/O	I/O	WD, I/O
	89	GND	GND	GND
	90	NC	I/O	I/O
	91	I/O	I/O	I/O
	92	I/O	I/O	I/O
	93	I/O	I/O	I/O
	94	I/O	I/O	I/O

Table 52 • PQ160

PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	95	I/O	I/O	I/O
	96	I/O	I/O	WD, I/O
	97	I/O	I/O	I/O
	98	VCCA	VCCA	VCCA
	99	GND	GND	GND
	100	NC	I/O	I/O
	101	I/O	I/O	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	I/O	I/O	WD, I/O
	107	I/O	I/O	WD, I/O
	108	I/O	I/O	I/O
	109	GND	GND	GND
	110	NC	I/O	I/O
	111	I/O	I/O	WD, I/O
	112	I/O	I/O	WD, I/O
	113	I/O	I/O	I/O
	114	NC	VCCI	VCCI
	115	I/O	I/O	WD, I/O
	116	NC	I/O	WD, I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	TDI, I/O
	119	I/O	I/O	TMS, I/O
	120	GND	GND	GND
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	GND	GND	GND
	126	I/O	I/O	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	NC	I/O	I/O
	130	GND	GND	GND
	131	I/O	I/O	I/O

Figure 44 • PQ208**Table 53 • PQ208**


PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	1	GND	GND	GND
	2	NC	VCCA	VCCA
	3	MODE	MODE	MODE
	4	I/O	I/O	I/O
	5	I/O	I/O	I/O
	6	I/O	I/O	I/O
	7	I/O	I/O	I/O
	8	I/O	I/O	I/O
	9	NC	I/O	I/O
	10	NC	I/O	I/O
	11	NC	I/O	I/O
	12	I/O	I/O	I/O
	13	I/O	I/O	I/O
	14	I/O	I/O	I/O
	15	I/O	I/O	I/O
	16	NC	I/O	I/O
	17	VCCA	VCCA	VCCA
	18	I/O	I/O	I/O
	19	I/O	I/O	I/O
	20	I/O	I/O	I/O

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	21	I/O	I/O	I/O
	22	GND	GND	GND
	23	I/O	I/O	I/O
	24	I/O	I/O	I/O
	25	I/O	I/O	I/O
	26	I/O	I/O	I/O
	27	GND	GND	GND
	28	VCCI	VCCI	VCCI
	29	VCCA	VCCA	VCCA
	30	I/O	I/O	I/O
	31	I/O	I/O	I/O
	32	VCCA	VCCA	VCCA
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	I/O	I/O	I/O
	36	I/O	I/O	I/O
	37	I/O	I/O	I/O
	38	I/O	I/O	I/O
	39	I/O	I/O	I/O
	40	I/O	I/O	I/O
	41	NC	I/O	I/O
	42	NC	I/O	I/O
	43	NC	I/O	I/O
	44	I/O	I/O	I/O
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	I/O	I/O	I/O
	50	NC	I/O	I/O
	51	NC	I/O	I/O
	52	GND	GND	GND
	53	GND	GND	GND
	54	I/O	TMS, I/O	TMS, I/O
	55	I/O	TDI, I/O	TDI, I/O
	56	I/O	I/O	I/O
	57	I/O	WD, I/O	WD, I/O

Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
206	I/O	I/O	I/O
207	DCLK, I/O	DCLK, I/O	DCLK, I/O
208	I/O	I/O	I/O

Figure 45 • PQ240

Note: This figure shows the 240-Pin PQFP Package top view.

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
1	I/O
2	DCLK, I/O
3	I/O
4	I/O
5	I/O
6	WD, I/O
7	WD, I/O
8	VCCI
9	I/O
10	I/O
11	I/O
12	I/O
13	I/O
14	I/O

Table 55 • VQ80

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
13	VCC	VCC
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	NC	I/O
18	NC	I/O
19	NC	I/O
20	VCC	VCC
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	GND	GND
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	VCC	VCC
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	I/O	I/O
41	NC	I/O
42	NC	I/O
43	NC	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	GND	GND
48	I/O	I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
10		NC	I/O	I/O
11		NC	I/O	I/O
12		I/O	I/O	I/O
13		NC	VCCA	VCCA
14		I/O	I/O	I/O
15		I/O	I/O	I/O
16		I/O	I/O	I/O
17		I/O	I/O	I/O
18		GND	GND	GND
19		NC	I/O	I/O
20		NC	I/O	I/O
21		I/O	I/O	I/O
22		NC	I/O	I/O
23		GND	GND	GND
24		NC	VCCI	VCCI
25		VCCA	VCCA	VCCA
26		NC	I/O	I/O
27		NC	I/O	I/O
28		VCCI	VCCA	VCCA
29		NC	I/O	I/O
30		I/O	I/O	I/O
31		I/O	I/O	I/O
32		I/O	I/O	I/O
33		NC	NC	I/O
34		I/O	I/O	I/O
35		I/O	I/O	I/O
36		I/O	I/O	I/O
37		NC	I/O	I/O
38		NC	NC	I/O
39		I/O	I/O	I/O
40		I/O	I/O	I/O
41		I/O	I/O	I/O
42		I/O	I/O	I/O
43		I/O	I/O	I/O
44		I/O	I/O	I/O
45		GND	GND	GND
46		I/O	I/O	TMS, I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	I/O
123	I/O
124	I/O
125	I/O
126	GND
127	I/O
128	TCK, I/O
129	LP
130	VCCA
131	GND
132	VCCI
133	VCCA
134	I/O
135	I/O
136	VCCA
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
170	VCCA
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	I/O
177	I/O
178	I/O
179	I/O
180	GND
181	I/O
182	I/O
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	MODE
189	VCCA
190	GND
191	NC
192	NC
193	NC
194	I/O
195	DCLK, I/O
196	I/O
197	I/O
198	I/O
199	WD, I/O
200	WD, I/O
201	VCCI
202	I/O
203	I/O
204	I/O
205	I/O
206	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
C3	GND
C4	I/O
C5	WD, I/O
C6	I/O
C7	QCLKC, I/O
C8	I/O
C9	I/O
C10	CLKB
C11	PRA, I/O
C12	WD, I/O
C13	I/O
C14	QCLKD, I/O
C15	I/O
C16	WD, I/O
C17	SDI, I/O
C18	I/O
C19	I/O
C20	I/O
D1	I/O
D2	I/O
D3	I/O
D4	I/O
D5	VCCI
D6	I/O
D7	I/O
D8	VCCA
D9	WD, I/O
D10	VCCI
D11	I/O
D12	VCCI
D13	I/O
D14	VCCI
D15	I/O
D16	VCCA
D17	GND
D18	I/O
D19	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
J9	GND
J10	GND
J11	GND
J12	GND
J17	VCCA
J18	I/O
J19	I/O
J20	I/O
K1	I/O
K2	I/O
K3	I/O
K4	VCCI
K9	GND
K10	GND
K11	GND
K12	GND
K17	I/O
K18	VCCA
K19	VCCA
K20	LP
L1	I/O
L2	I/O
L3	VCCA
L4	VCCA
L9	GND
L10	GND
L11	GND
L12	GND
L17	VCCI
L18	I/O
L19	I/O
L20	TCK, I/O
M1	I/O
M2	I/O
M3	I/O
M4	VCCI
M9	GND