



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	
Number of I/O	72
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-3pl84

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Figures**

Figure 1	Ordering Information
Figure 2	42MX C-Module Implementation
Figure 3	42MX C-Module Implementation
Figure 4	42MX S-Module Implementation
Figure 5	A42MX24 and A42MX36 D-Module Implementation
Figure 6	A42MX36 Dual-Port SRAM Block
Figure 7	MX Routing Structure
Figure 8	Clock Networks of 42MX Devices
Figure 9	Quadrant Clock Network of A42MX36 Devices
Figure 10	42MX I/O Module
Figure 11	PCI Output Structure of A42MX24 and A42MX36 Devices
Figure 12	Silicon Explorer II Setup with 40MX
Figure 13	Silicon Explorer II Setup with 42MX
Figure 14	42MX IEEE 1149.1 Boundary Scan Circuitry
Figure 15	Device Selection Wizard
Figure 16	Typical Output Drive Characteristics (Based Upon Measured Data)
Figure 17	40MX Timing Model*
Figure 18	42MX Timing Model
Figure 19	42MX Timing Model (Logic Functions Using Quadrant Clocks)
Figure 20	42MX Timing Model (SRAM Functions)
Figure 21	Output Buffer Delays
Figure 22	AC Test Loads
Figure 23	Input Buffer Delays
Figure 24	Module Delays
Figure 25	Flip-Flops and Latches 34
Figure 26	Input Buffer Latches 34
Figure 27	Output Buffer Latches 35
Figure 28	Decode Module Timing 35
Figure 29	SRAM Timing Characteristics 35
Figure 30	42MX SRAM Write Operation 36
Figure 31	42MX SRAM Synchronous Read Operation 36
Figure 32	42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)
Figure 33	42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)
Figure 34	42MX Junction Temperature and Voltage Derating Curves
i iguio o i	(Normalized to $T_{L} = 25^{\circ}C$ VCCA = 5.0 V) 38
Figure 35	40MX Junction Temperature and Voltage Derating Curves
i iguio oo	(Normalized to $T_{L} = 25^{\circ}C$ , VCC = 5.0 V) 39
Figure 36	42MX Junction Temperature and Voltage Derating Curves
i iguio oo	(Normalized to $T_{L} = 25^{\circ}C$ VCCA = 3.3 V) 39
Figure 37	40MX Junction Temperature and Voltage Derating Curves
i iguio or	(Normalized to $T_{L} = 25^{\circ}C$ VCC = 3.3 V) 40
Figure 38	PI 44
Figure 39	PI 68 88
Figure 40	PI 84 90
Figure 41	PQ100 93
Figure 42	PO144 97
Figure 43	PQ160 102
Figure 44	PQ208 107
Figure 45	PQ240 113
Figure 46	VQ80 120
Figure 47	VQ100 123
Figure 18	ΤΟ176
Figure 49	CO208 131
Figure 50	CQ256
99.0000	

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

#### Figure 14 • 42MX IEEE 1149.1 Boundary Scan Circuitry



#### Table 9 • Test Access Port Descriptions

Port	Description
TMS (Test Mode Select)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK).
TCK (Test Clock Input)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz.
TDI (Test Data Input)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock.
TDO (Test Data Output)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress.

#### Table 10 • Supported BST Public Instructions

Instruction	IR Code (IR2.IR0)	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation
HIGH Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. See the IEEE Standard 1149.1 specification.
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. See the IEEE Standard 1149.1 specification for details.
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain.

### 3.4.9 JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting **Tools > Device Selection**. This brings up the Device Selection dialog box as shown in the following figure. The JTAG test logic circuit can be enabled by clicking the "Reserve JTAG Pins" check box. The following table explains the pins' behavior in either mode.

#### Figure 15 • Device Selection Wizard

#### Table 11 • Boundary Scan Pin Configuration and Functionality

Reserve JTAG	Checked	Unchecked
ТСК	BST input; must be terminated to logical HIGH or LOW to avoid floating	User I/O
TDI, TMS	BST input; may float or be tied to HIGH	User I/O
TDO	BST output; may float or be connected to TDI of another device	User I/O

### 3.4.10 TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

### 3.4.11 Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, see the *BSDL Files Format Description* application note.

BSDL files are grouped into two categories - generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs or inouts.

Generic files for MX devices are available on the Microsemi SoC Product Group's website:

http://www.microsemi.com/soc/techdocs/models/bsdl.html.

### 3.5 Development Tool Support

The MX family of FPGAs is fully supported by Libero<sup>®</sup> Integrated Design Environment (IDE). Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes SynplifyPro from Synopsys, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics<sup>®</sup> and Viewdraw.

Libero IDE includes place-and-route and provides a comprehensive suite of backend support tools for FPGA development, including timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor.

3. All outputs unloaded. All inputs = VCC/VCCI or GND

### 3.8 3.3 V Operating Conditions

The following table shows 3.3 V operating conditions.

#### Table 16 • Absolute Maximum Ratings for 40MX Devices\*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	–0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC + 0.5	V
VO	Output Voltage	-0.5 to VCC + 0.5	V
t <sub>STG</sub>	Storage Temperature	–65 to + 150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

#### Table 17 • Absolute Maximum Ratings for 42MX Devices\*

Symbol	Parameter	Limits	Units	
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V	
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V	
VI	Input Voltage	-0.5 to VCCI+0.5	V	
VO	Output Voltage	-0.5 to VCCI+0.5	V	
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C	

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

#### Table 18 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCC (40MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCA (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCI (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V

**Note:** \*Ambient temperature (T<sub>A</sub>) is used for commercial and industrial grades; case temperature (T<sub>C</sub>) is used for military grades.

All the following tables show various specifications and operating conditions of 40MX and 42MX FPGAs.

A sample calculation of the absolute maximum power dissipation allowed for a TQ176 package at commercial temperature and still air is given in the following equation

MaximumPowerAllowed = 
$$\frac{\text{Max} \cdot \text{junction temp} \cdot (^{\circ}\text{C}) - \text{Max} \cdot \text{ambient temp} \cdot (^{\circ}\text{C})}{\theta_{ja}(^{\circ}(\text{C/W}))} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{(28^{\circ}\text{C})/\text{W}} = 2.86\text{W}$$

The maximum power dissipation for military-grade devices is a function of  $\theta_{jc}$ . A sample calculation of the absolute maximum power dissipation allowed for CQFP 208-pin package at military temperature and still air is given in the following equation

MaximumPowerAllowed = 
$$\frac{\text{Max} \cdot \text{junction temp} \cdot (^{\circ}\text{C}) - \text{Max} \cdot \text{ambient temp} \cdot (^{\circ}\text{C})}{\theta_{jc}(^{\circ}(\text{C}/\text{W}))} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{(6.3^{\circ}\text{C})/\text{W}} = 3.97\text{W}$$

EQ 6

EQ 5

#### Table 27 • Package Thermal Characteristics

			$\theta_{ja}$			
Plastic Packages	Pin Count	$\theta_{jc}$	Still Air	1.0 m/s 200 ft/min.	2.5 m/s 500 ft/min.	Units
Plastic Quad Flat Pack	100	12.0	27.8	23.4	21.2	°C/W
Plastic Quad Flat Pack	144	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	160	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	208	8.0	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack	240	8.5	25.6	22.3	20.8	°C/W
Plastic Leaded Chip Carrier	44	16.0	20.0	24.5	22.0	°C/W
Plastic Leaded Chip Carrier	68	13.0	25.0	21.0	19.4	°C/W
Plastic Leaded Chip Carrier	84	12.0	22.5	18.9	17.6	°C/W
Thin Plastic Quad Flat Pack	176	11.0	24.7	19.9	18.0	°C/W
Very Thin Plastic Quad Flat Pack	80	12.0	38.2	31.9	29.4	°C/W
Very Thin Plastic Quad Flat Pack	100	10.0	35.3	29.4	27.1	°C/W
Plastic Ball Grid Array	272	3.0	18.3	14.9	13.9	°C/W
Ceramic Packages						
Ceramic Pin Grid Array	132	4.8	25.0	20.6	18.7	°C/W
Ceramic Quad Flat Pack	208	2.0	22.0	19.8	18.0	°C/W
Ceramic Quad Flat Pack	256	2.0	20.0	16.5	15.0	°C/W

# Table 34 •A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)<br/>(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

			–3 Sp	beed	–2 Sp	beed	–1 Sp	eed	Std S	peed	–F Sp	eed	
Parame	eter / Description	-	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input N	Iodule Propagation	Delays											
t <sub>INYH</sub>	Pad-to-Y HIGH			0.7		0.8		0.9		1.1		1.5	ns
t <sub>INYL</sub>	Pad-to-Y LOW			0.6		0.7		0.8		1.0		1.3	ns
Input M	Iodule Predicted Ro	outing Delay	ys <sup>1</sup>										
t <sub>IRD1</sub>	FO = 1 Routing De	lay		2.1		2.4		2.2		3.2		4.5	ns
t <sub>IRD2</sub>	FO = 2 Routing De	lay		2.6		3.0		3.4		4.0		5.6	ns
t <sub>IRD3</sub>	FO = 3 Routing De	lay		3.1		3.6		4.1		4.8		6.7	ns
t <sub>IRD4</sub>	FO = 4 Routing De	lay		3.6		4.2		4.8		5.6		7.8	ns
t <sub>IRD8</sub>	FO = 8 Routing De	lay		5.7		6.6		7.5		8.8		12.4	ns
Global	Clock Network												
t <sub>CKH</sub>	Input Low to HIGH	FO = 16 FO = 128		4.6 4.6		5.3 5.3		6.0 6.0		7.0 7.0		9.8 9.8	ns
t <sub>CKL</sub>	Input High to LOW	FO = 16 FO = 128		4.8 4.8		5.6 5.6		6.3 6.3		7.4 7.4		10.4 10.4	ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16 FO = 128	2.2 2.4		2.6 2.7		2.9 3.1		3.4 3.6		4.8 5.1		ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16 FO = 128	2.2 2.4		2.6 2.7		2.9 3.01		3.4 3.6		4.8 5.1		ns
t <sub>CKSW</sub>	Maximum Skew	FO = 16 FO = 128		0.4 0.5		0.5 0.6		0.5 0.7		0.6 0.8		0.8 1.2	ns
t <sub>P</sub>	Minimum Period	FO = 16 FO = 128	4.7 4.8		5.4 5.6		6.1 6.3		7.2 7.5		10.0 10.4		ns
f <sub>MAX</sub>	Maximum Frequency	FO = 16 FO = 128		188 181		175 168		160 154		139 134		83 80	MHz

		–3 S	peed	–2 S	peed	–1 S	peed	Std S	Speed	–F S	peed	
Parame	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Ou	tput Module Timing <sup>5</sup>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.4		3.8		4.3		5.1		7.1	ns
t <sub>DHL</sub>	Data-to-Pad LOW		4.0		4.5		5.1		6.1		8.3	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7		4.1		4.6		5.5		7.6	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1		4.5		5.1		6.1		8.5	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		6.9		7.6		8.6		10.2		14.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		7.5		8.3		9.4		11.1		15.5	ns
t <sub>GLH</sub>	G-to-Pad HIGH		5.8		6.5		7.3		8.6		12.0	ns
t <sub>GHL</sub>	G-to-Pad LOW		5.8		6.5		7.3		8.6		12.0	ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.7		9.7		10.9		12.9		18.0	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad),64 Clock Loading		12.2		13.5		15.4		18.1		25.3	ns
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH		0.00		0.00		0.00		0.10		0.01	ns/pF
d <sub>THL</sub>	Capacity Loading, HIGH to LOW		0.09		0.10		0.10		0.10		0.10	ns/pF

# Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

		–3 S	peed	–2 Sj	peed	–1 S	peed	Std S	Speed	–F Sj	peed	
Parame	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS C	Dutput Module Timing <sup>5</sup>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.4		3.8		5.5		6.4		9.0	ns
t <sub>DHL</sub>	Data-to-Pad LOW		4.1		4.5		4.2		5.0		7.0	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7		4.1		4.6		5.5		7.6	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1		4.5		5.1		6.1		8.5	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		6.9		7.6		8.6		10.2		14.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		7.5		8.3		9.4		11.1		15.5	ns
t <sub>GLH</sub>	G-to-Pad HIGH		5.8		6.5		7.3		8.6		12.0	ns
t <sub>GHL</sub>	G-to-Pad LOW		5.8		6.5		7.3		8.6		12.0	ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.7		9.7		10.9		12.9		18.0	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		12.2		13.5		15.4		18.1		25.3	ns
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>THL</sub>	Capacity Loading, HIGH to LOW		0.05		0.05		0.06		0.07		0.10	ns/pF

## Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading.

## Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,<br/>VCCA = 4.75 V, T<sub>J</sub> = 70°C)

		-3 Speed	-2 Speed	-1 Speed	Std Speed	–F Speed	
Parame	eter / Description	Min. Max.	Units				
Logic N	Iodule Propagation Delays <sup>1</sup>						
t <sub>PD1</sub>	Single Module	1.4	1.5	1.7	2.0	2.8	ns
t <sub>CO</sub>	Sequential Clock-to-Q	1.4	1.6	1.8	2.1	3.0	ns
t <sub>GO</sub>	Latch G-to-Q	1.4	1.5	1.7	2.0	2.8	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	1.6	1.7	2.0	2.3	3.3	ns
Logic N	Nodule Predicted Routing Delays	2					
t <sub>RD1</sub>	FO = 1 Routing Delay	0.8	0.9	1.0	1.2	1.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.0	1.2	1.3	1.5	2.1	ns

# Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 S	peed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Paramet	er / Description		Min.	Max.	Units								
t <sub>RD3</sub>	FO = 3 Routing Delay			1.3		1.4		1.6		1.9		2.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay			1.6		1.7		2.0		2.3		3.2	ns
t <sub>RD8</sub>	FO = 8 Routing Delay			2.6		2.9		3.2		3.8		5.3	ns
Logic M	odule Sequential Timi	ng <sup>3,4</sup>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up		0.3		0.4		0.4		0.5		0.7		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data	Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enab	ole Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enab	le Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Wi	dth	3.4		3.8		4.3		5.0		7.1		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse \	Vidth	4.5		5.0		5.6		6.6		9.2		ns
t <sub>A</sub>	Flip-Flop Clock Input I	Period	6.8		7.6		8.6		10.1		14.1		ns
t <sub>INH</sub>	Input Buffer Latch Hol	d	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Set	-Up	0.5		0.5		0.6		0.7		1.0		ns
t <sub>OUTH</sub>	Output Buffer Latch H	old	0.0		0.0		0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch S	et-Up	0.5		0.5		0.6		0.7		1.0		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock	k Frequency		215		195		179		156		94	MHz
Input Mo	odule Propagation Del	ays											
t <sub>INYH</sub>	Pad-to-Y HIGH			1.1		1.2		1.3		1.6		2.2	ns
t <sub>INYL</sub>	Pad-to-Y LOW			0.8		0.9		1.0		1.2		1.7	ns
t <sub>INGH</sub>	G to Y HIGH			1.4		1.6		1.8		2.1		2.9	ns
t <sub>INGL</sub>	G to Y LOW			1.4		1.6		1.8		2.1		2.9	ns
Input Mo	odule Predicted Routin	ng Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay			1.8		2.0		2.3		2.7		4.0	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			2.1		2.3		2.6		3.1		4.3	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			2.3		2.6		3.0		3.5		4.9	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			2.6		3.0		3.3		3.9		5.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			3.6		4.0		4.6		5.4		7.5	ns
Global C	Clock Network												
t <sub>СКН</sub>	Input LOW to HIGH	FO = 32 FO = 384		2.6 2.9		2.9 3.2		3.3 3.6		3.9 4.3		5.4 6.0	ns ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32 FO = 384		3.8 4.5		4.2 5.0		4.8 5.6		5.6 6.6		7.8 9.2	ns ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32 FO = 384	3.2 3.7		3.5 4.1		4.0 4.6		4.7 5.4		6.6 7.6		ns ns

			–3 S	peed	–2 S	beed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Paramet	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PWL</sub>	Minimum Pulse Width	FO = 32	3.2		3.5		4.0		4.7		6.6		ns
	LOW	FO = 384	3.7		4.1		4.6		5.4		7.6		ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.3		0.4		0.4		0.5		0.7	ns
		FO = 384		0.3		0.4		0.4		0.5		0.7	ns
t <sub>SUEXT</sub>	Input Latch External	FO = 32	0.0		0.0		0.0		0.0		0.0		ns
	Set-Up	FO = 384	0.0		0.0		0.0		0.0		0.0		ns
t <sub>HEXT</sub>	Input Latch External	FO = 32	2.8		3.1		5.5		4.1		5.7		ns
	Hold	FO = 384	3.2		3.5		4.0		4.7		6.6		ns
t <sub>P</sub>	Minimum Period	FO = 32	4.2		4.67		5.1		5.8		9.7		ns
		FO = 384	4.6		5.1		5.6		6.4		10.7		ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32		237		215		198		172		103	MHz
		FO = 384		215		195		179		156		94	MHz

## Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

		–3 S	peed	–2 Sj	beed	–1 S	peed	Std S	Speed	–F S	peed	
Paramet	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Out	put Module Timing <sup>5</sup>											
t <sub>DLH</sub>	Data-to-Pad HIGH		2.4		2.7		3.1		3.6		5.1	ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.8		3.2		3.6		4.2		5.9	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.9	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9	ns
t <sub>GLH</sub>	G-to-Pad HIGH		2.9		3.2		3.6		4.3		6.0	ns
t <sub>GHL</sub>	G-to-Pad LOW		2.9		3.2		3.6		4.3		6.0	ns
t <sub>LSU</sub>	I/O Latch Output Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t <sub>LH</sub>	I/O Latch Output Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.6		6.1		6.9		8.1		11.4	ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0	ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.03		0.03		0.03		0.04		0.06	ns/pF

## Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

#### Table 52 • PQ160

PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
95	I/O	I/O	I/O
96	I/O	I/O	WD, I/O
97	I/O	I/O	I/O
98	VCCA	VCCA	VCCA
99	GND	GND	GND
100	NC	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O
103	NC	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	WD, I/O
107	I/O	I/O	WD, I/O
108	I/O	I/O	I/O
109	GND	GND	GND
110	NC	I/O	I/O
111	I/O	I/O	WD, I/O
112	I/O	I/O	WD, I/O
113	I/O	I/O	I/O
114	NC	VCCI	VCCI
115	I/O	I/O	WD, I/O
116	NC	I/O	WD, I/O
117	I/O	I/O	I/O
118	I/O	I/O	TDI, I/O
119	I/O	I/O	TMS, I/O
120	GND	GND	GND
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	NC	I/O	I/O
125	GND	GND	GND
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	NC	I/O	I/O
130	GND	GND	GND
131	I/O	I/O	I/O

#### Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
132	VCCI	VCCI	VCCI
133	VCCA	VCCA	VCCA
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	VCCA	VCCA	VCCA
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	I/O	I/O	I/O
141	NC	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	I/O	I/O	I/O
145	I/O	I/O	I/O
146	NC	I/O	I/O
147	NC	I/O	I/O
148	NC	I/O	I/O
149	NC	I/O	I/O
150	GND	GND	GND
151	I/O	I/O	I/O
152	I/O	I/O	I/O
153	I/O	I/O	I/O
154	I/O	I/O	I/O
155	I/O	I/O	I/O
156	I/O	I/O	I/O
157	GND	GND	GND
158	I/O	I/O	I/O
159	SDI, I/O	SDI, I/O	SDI, I/O
160	I/O	I/O	I/O
161	I/O	WD, I/O	WD, I/O
162	I/O	WD, I/O	WD, I/O
163	I/O	I/O	I/O
164	VCCI	VCCI	VCCI
165	NC	I/O	I/O
166	NC	I/O	I/O
167	I/O	I/O	I/O
168	I/O	WD, I/O	WD, I/O

Table 54 • PQ24	0
PQ240	
Pin Number	A42MX36 Function
52	VCCI
53	I/O
54	WD, I/O
55	WD, I/O
56	I/O
57	SDI, I/O
58	I/O
59	VCCA
60	GND
61	GND
62	I/O
63	I/O
64	I/O
65	I/O
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	VCCI
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	VCCA
86	I/O
87	I/O
88	VCCA

Pin Number         A42MX36 Funct           89         VCCI           90         VCCA           91         LP           92         TCK, I/O           93         I/O           94         GND           95         I/O           96         I/O           97         I/O           98         I/O           99         I/O           100         I/O           101         I/O           102         I/O           103         I/O           104         I/O           105         I/O           106         I/O           107         I/O           108         VCCI           109         I/O           110         I/O           111         I/O           112         I/O           113         I/O           114         I/O           115         I/O           116         I/O           117         I/O           118         VCCA           120         GND           121         GND	PQ240	
89         VCCI           90         VCCA           91         LP           92         TCK, I/O           93         I/O           94         GND           95         I/O           96         I/O           97         I/O           98         I/O           99         I/O           100         I/O           101         I/O           102         I/O           103         I/O           104         I/O           105         I/O           106         I/O           107         I/O           108         VCCI           109         I/O           110         I/O           111         I/O           112         I/O           113         I/O           114         I/O           115         I/O           116         I/O           117         I/O           118         VCCA           119         GND           122         I/O           123         SDO, TDO, I/O	Pin Number	A42MX36 Function
90         VCCA           91         LP           92         TCK, I/O           93         I/O           94         GND           95         I/O           96         I/O           97         I/O           98         I/O           99         I/O           100         I/O           101         I/O           102         I/O           103         I/O           104         I/O           105         I/O           106         I/O           107         I/O           108         VCCI           109         I/O           110         I/O           111         I/O           112         I/O           113         I/O           114         I/O           115         I/O           116         I/O           117         I/O           118         VCCA           119         GND           122         I/O           123         SDO, TDO, I/O	89	VCCI
91       LP         92       TCK, I/O         93       I/O         94       GND         95       I/O         96       I/O         97       I/O         98       I/O         99       I/O         100       I/O         101       I/O         102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         122       I/O         123       SDO, TDO, I/O	90	VCCA
92       TCK, I/O         93       I/O         94       GND         95       I/O         96       I/O         97       I/O         98       I/O         99       I/O         100       I/O         101       I/O         102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         121       GND         122       I/O         123       SDO, TDO, I/O	91	LP
93         I/O           94         GND           95         I/O           96         I/O           97         I/O           98         I/O           99         I/O           100         I/O           101         I/O           102         I/O           103         I/O           104         I/O           105         I/O           106         I/O           107         I/O           108         VCCI           109         I/O           110         I/O           111         I/O           112         I/O           113         I/O           114         I/O           115         I/O           116         I/O           117         I/O           118         VCCA           119         GND           120         GND           121         I/O           122         I/O           123         SDO, TDO, I/O	92	TCK, I/O
94         GND           95         I/O           96         I/O           97         I/O           98         I/O           99         I/O           100         I/O           101         I/O           102         I/O           103         I/O           104         I/O           105         I/O           106         I/O           107         I/O           108         VCCI           109         I/O           110         I/O           111         I/O           112         I/O           113         I/O           114         I/O           115         I/O           116         I/O           117         I/O           118         VCCA           119         GND           120         GND           121         I/O           122         I/O           123         SDO, TDO, I/O	93	I/O
95       I/O         96       I/O         97       I/O         98       I/O         99       I/O         100       I/O         101       I/O         102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         122       I/O         123       SDO, TDO, I/O	94	GND
96       I/O         97       I/O         98       I/O         99       I/O         100       I/O         101       I/O         102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         122       I/O         123       SDO, TDO, I/O	95	I/O
97       I/O         98       I/O         99       I/O         100       I/O         101       I/O         102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         122       I/O         123       SDO, TDO, I/O	96	I/O
98       I/O         99       I/O         100       I/O         101       I/O         102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       GND         121       I/O         122       I/O         123       SDO, TDO, I/O	97	I/O
99         I/O           100         I/O           101         I/O           102         I/O           103         I/O           104         I/O           105         I/O           106         I/O           107         I/O           108         VCCI           109         I/O           110         I/O           111         I/O           112         I/O           113         I/O           114         I/O           115         I/O           116         I/O           117         I/O           118         VCCA           119         GND           122         I/O           123         SDO, TDO, I/O	98	I/O
100       I/O         101       I/O         102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         122       I/O         123       SDO, TDO, I/O	99	I/O
101       I/O         102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         122       I/O         123       SDO, TDO, I/O	100	I/O
102       I/O         103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       IND         121       I/O         123       SDO, TDO, I/O	101	I/O
103       I/O         104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         122       I/O         123       SDO, TDO, I/O	102	I/O
104       I/O         105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       IND         121       I/O         123       SDO, TDO, I/O	103	I/O
105       I/O         106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       GND         121       I/O         123       SDO, TDO, I/O	104	I/O
106       I/O         107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       IND         121       I/O         123       SDO, TDO, I/O	105	I/O
107       I/O         108       VCCI         109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       GND         121       I/O         123       SDO, TDO, I/O	106	I/O
108         VCCI           109         I/O           110         I/O           111         I/O           112         I/O           113         I/O           114         I/O           115         I/O           116         I/O           117         I/O           118         VCCA           119         GND           120         GND           121         IO           123         SDO, TDO, I/O	107	I/O
109       I/O         110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       GND         121       IO         122       I/O         123       SDO, TDO, I/O	108	VCCI
110       I/O         111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       IND         121       GND         122       I/O         123       SDO, TDO, I/O	109	I/O
111       I/O         112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       GND         121       IO         122       I/O         123       SDO, TDO, I/O	110	I/O
112       I/O         113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       GND         121       GND         122       I/O         123       SDO, TDO, I/O	111	I/O
113       I/O         114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       GND         121       GND         122       I/O         123       SDO, TDO, I/O	112	I/O
114       I/O         115       I/O         116       I/O         117       I/O         118       VCCA         119       GND         120       GND         121       GND         122       I/O         123       SDO, TDO, I/O	113	I/O
115     I/O       116     I/O       117     I/O       118     VCCA       119     GND       120     GND       121     GND       122     I/O       123     SDO, TDO, I/O	114	I/O
116     I/O       117     I/O       118     VCCA       119     GND       120     GND       121     GND       122     I/O       123     SDO, TDO, I/O	115	I/O
117     I/O       118     VCCA       119     GND       120     GND       121     GND       122     I/O       123     SDO, TDO, I/O	116	I/O
118         VCCA           119         GND           120         GND           121         GND           122         I/O           123         SDO, TDO, I/O	117	I/O
119         GND           120         GND           121         GND           122         I/O           123         SDO, TDO, I/O	118	VCCA
120         GND           121         GND           122         I/O           123         SDO, TDO, I/O	119	GND
121 GND 122 I/O 123 SDO, TDO, I/O	120	GND
122 I/O 123 SDO, TDO, I/O	121	GND
123 SDO, TDO, I/O	122	1/0
	123	
124 1/0	124	1/0
125 W/D I/O	125	

Table 54 •	PQ240	

PQ240		
Pin Number	A42MX36 Function	
237	GND	
238	MODE	
239	VCCA	
240	GND	

#### Figure 46 • VQ80



Table 55 • VQ80

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
13	VCC	VCC
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	NC	I/O
18	NC	I/O
19	NC	I/O
20	VCC	VCC
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	GND	GND
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	VCC	VCC
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	I/O	I/O
41	NC	I/O
42	NC	I/O
43	NC	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	GND	GND
48	I/O	I/O

CQ256	
Pin Number	A42MX36 Function
170	VCCA
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	I/O
177	I/O
178	I/O
179	I/O
180	GND
181	I/O
182	I/O
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	MODE
189	VCCA
190	GND
191	NC
192	NC
193	NC
194	I/O
195	DCLK, I/O
196	I/O
197	I/O
198	I/O
199	WD, I/O
200	WD, I/O
201	VCCI
202	I/O
203	I/O
204	I/O
205	I/O
206	GND

Table 60 •         BG272           BG272		
D20	I/O	
E1	I/O	
E2	I/O	
E3	I/O	
E4	VCCA	
E17	VCCI	
E18	I/O	
E19	I/O	
E20	I/O	
F1	I/O	
F2	I/O	
F3	I/O	
F4	VCCI	
F17	I/O	
F18	I/O	
F19	I/O	
F20	I/O	
G1	I/O	
G2	I/O	
G3	I/O	
G4	VCCI	
G17	VCCI	
G18	I/O	
G19	I/O	
G20	I/O	
H1	I/O	
H2	I/O	
H3	I/O	
H4	VCCA	
H17	I/O	
H18	I/O	
H19	I/O	
H20	I/O	
J1	I/O	
J2	I/O	
J3	I/O	
J4	VCCI	

Table 60 •         BG272           BG272		
T19	I/O	
T20	I/O	
U1	I/O	
U2	I/O	
U3	I/O	
U4	I/O	
U5	VCCI	
U6	WD, I/O	
U7	I/O	
U8	I/O	
U9	WD, I/O	
U10	VCCA	
U11	VCCI	
U12	I/O	
U13	I/O	
U14	QCLKB, I/O	
U15	I/O	
U16	VCCI	
U17	I/O	
U18	GND	
U19	I/O	
U20	I/O	
V1	I/O	
V2	I/O	
V3	GND	
V4	GND	
V5	I/O	
V6	I/O	
V7	I/O	
V8	WD, I/O	
V9	I/O	
V10	I/O	
V11	I/O	
V12	I/O	
V13	WD, I/O	
V14	I/O	
V15	WD, I/O	