



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 131 |
| Number of Gates | 24000 |
| Voltage - Supply | 3V ~ 3.6V, 4.5V ~ 5.5V |
| Mounting Type | - |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | - |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-cq172b |



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

reliability. Devices should not be operated outside the recommended operating conditions.

Table 21 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|--------------------|--------------|------------|-------------|-------|
| Temperature Range* | 0 to +70 | -40 to +85 | -55 to +125 | °C |
| VCCA | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |
| VCCI | 3.14 to 3.47 | 3.0 to 3.6 | 3.0 to 3.6 | V |

Note: *Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

A sample calculation of the absolute maximum power dissipation allowed for a TQ176 package at commercial temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (\text{°C}) - \text{Max} \cdot \text{ambient temp} \cdot (\text{°C})}{\theta_{ja}(\text{°C/W})} = \frac{150\text{°C} - 70\text{°C}}{(28\text{°C})/\text{W}} = 2.86\text{W}$$

EQ 5

The maximum power dissipation for military-grade devices is a function of θ_{jc} . A sample calculation of the absolute maximum power dissipation allowed for CQFP 208-pin package at military temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (\text{°C}) - \text{Max} \cdot \text{ambient temp} \cdot (\text{°C})}{\theta_{jc}(\text{°C/W})} = \frac{150\text{°C} - 125\text{°C}}{(6.3\text{°C})/\text{W}} = 3.97\text{W}$$

EQ 6


Table 27 • Package Thermal Characteristics

| Plastic Packages | Pin Count | θ_{jc} | θ_{ja} | | | Units |
|----------------------------------|------------------|---------------|------------------|--------------------------------|--------------------------------|--------------|
| | | | Still Air | 1.0 m/s 200 ft/min. | 2.5 m/s 500 ft/min. | |
| Plastic Quad Flat Pack | 100 | 12.0 | 27.8 | 23.4 | 21.2 | °C/W |
| Plastic Quad Flat Pack | 144 | 10.0 | 26.2 | 22.8 | 21.1 | °C/W |
| Plastic Quad Flat Pack | 160 | 10.0 | 26.2 | 22.8 | 21.1 | °C/W |
| Plastic Quad Flat Pack | 208 | 8.0 | 26.1 | 22.5 | 20.8 | °C/W |
| Plastic Quad Flat Pack | 240 | 8.5 | 25.6 | 22.3 | 20.8 | °C/W |
| Plastic Leaded Chip Carrier | 44 | 16.0 | 20.0 | 24.5 | 22.0 | °C/W |
| Plastic Leaded Chip Carrier | 68 | 13.0 | 25.0 | 21.0 | 19.4 | °C/W |
| Plastic Leaded Chip Carrier | 84 | 12.0 | 22.5 | 18.9 | 17.6 | °C/W |
| Thin Plastic Quad Flat Pack | 176 | 11.0 | 24.7 | 19.9 | 18.0 | °C/W |
| Very Thin Plastic Quad Flat Pack | 80 | 12.0 | 38.2 | 31.9 | 29.4 | °C/W |
| Very Thin Plastic Quad Flat Pack | 100 | 10.0 | 35.3 | 29.4 | 27.1 | °C/W |
| Plastic Ball Grid Array | 272 | 3.0 | 18.3 | 14.9 | 13.9 | °C/W |
| Ceramic Packages | | | | | | |
| Ceramic Pin Grid Array | 132 | 4.8 | 25.0 | 20.6 | 18.7 | °C/W |
| Ceramic Quad Flat Pack | 208 | 2.0 | 22.0 | 19.8 | 18.0 | °C/W |
| Ceramic Quad Flat Pack | 256 | 2.0 | 20.0 | 16.5 | 15.0 | °C/W |

3.10.2 Sequential Module Timing Characteristics

The following figure shows sequential module timing characteristics.

Figure 25 • Flip-Flops and Latches



Note: *D represents all data functions involving A, B, and S for multiplexed flip-flops.

3.10.3 Sequential Timing Characteristics

The following figures show sequential timing characteristics.

Figure 26 • Input Buffer Latches




Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
 (Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _P Minimum Period | FO = 16 | 6.5 | | 7.5 | | 8.5 | | 10.1 | | 14.1 | ns |
| | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 | |
| f _{MAX} Maximum Frequency | FO = 16 | | 113 | | 105 | | 96 | | 83 | | 50 MHz |
| | FO = 128 | | 109 | | 101 | | 92 | | 80 | | 48 |
| TTL Output Module Timing⁴ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 4.7 | | 5.4 | | 6.1 | | 7.2 | | 10.0 ns |
| t _{DHL} Data-to-Pad LOW | | | 5.6 | | 6.4 | | 7.3 | | 8.6 | | 12.0 ns |
| t _{ENZH} Enable Pad Z to HIGH | | | 5.2 | | 6.0 | | 6.8 | | 8.1 | | 11.3 ns |
| t _{ENZL} Enable Pad Z to LOW | | | 6.6 | | 7.6 | | 8.6 | | 10.1 | | 14.1 ns |
| t _{ENHZ} Enable Pad HIGH to Z | | | 11.1 | | 12.8 | | 14.5 | | 17.1 | | 23.9 ns |
| t _{ENLZ} Enable Pad LOW to Z | | | 8.2 | | 9.5 | | 10.7 | | 12.6 | | 17.7 ns |
| d _{TLH} Delta LOW to HIGH | | | 0.03 | | 0.03 | | 0.04 | | 0.04 | | 0.06 ns/pF |
| d _{THL} Delta HIGH to LOW | | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 ns/pF |

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, V_{CC} = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--------------------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Input Module Predicted Routing Delays¹ | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.9 | | 3.3 | | 3.8 | | 4.5 | | 6.3 ns |
| t _{IRD2} | FO = 2 Routing Delay | | 3.6 | | 4.2 | | 4.8 | | 5.6 | | 7.8 ns |
| t _{IRD3} | FO = 3 Routing Delay | | 4.4 | | 5.0 | | 5.7 | | 6.7 | | 9.4 ns |
| t _{IRD4} | FO = 4 Routing Delay | | 5.1 | | 5.9 | | 6.7 | | 7.8 | | 11.0 ns |
| t _{IRD8} | FO = 8 Routing Delay | | 8.0 | | 9.3 | | 10.5 | | 12.4 | | 17.2 ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 16 | 6.4 | | 7.4 | | 8.4 | | 9.9 | | 13.8 ns |
| | | FO = 128 | 6.4 | | 7.4 | | 8.4 | | 9.9 | | 13.8 |
| t _{CKL} | Input HIGH to LOW | FO = 16 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| | | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | | FO = 128 | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{PWL} | Minimum Pulse Width LOW | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | | FO = 128 | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{CKSW} | Maximum Skew | FO = 16 | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.2 ns |
| | | FO = 128 | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.6 |
| t _P | Minimum Period | FO = 16 | 6.5 | | 7.5 | | 8.5 | | 10.1 | | 14.1 ns |
| | | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 |
| f _{MAX} | Maximum Frequency | FO = 16 | 113 | | 105 | | 96 | | 83 | | 50 MHz |
| | | FO = 128 | 109 | | 101 | | 92 | | 80 | | 48 |
| TTL Output Module Timing⁴ | | | | | | | | | | | |
| t _{D LH} | Data-to-Pad HIGH | | 4.7 | | 5.4 | | 6.1 | | 7.2 | | 10.0 ns |
| t _{D HL} | Data-to-Pad LOW | | 5.6 | | 6.4 | | 7.3 | | 8.6 | | 12.0 ns |
| t _{ENZH} | Enable Pad Z to HIGH | | 5.2 | | 6.0 | | 6.9 | | 8.1 | | 11.3 ns |
| t _{ENZL} | Enable Pad Z to LOW | | 6.6 | | 7.6 | | 8.6 | | 10.1 | | 14.1 ns |
| t _{ENHZ} | Enable Pad HIGH to Z | | 11.1 | | 12.8 | | 14.5 | | 17.1 | | 23.9 ns |
| t _{ENLZ} | Enable Pad LOW to Z | | 8.2 | | 9.5 | | 10.7 | | 12.6 | | 17.7 ns |
| d _{TLH} | Delta LOW to HIGH | | 0.03 | | 0.03 | | 0.04 | | 0.04 | | 0.06 ns/pF |
| d _{THL} | Delta HIGH to LOW | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 ns/pF |

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--|------|----------|------|----------|------|-----------|------|----------|------|---------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{D LH} | Data-to-Pad HIGH | | 3.4 | | 3.8 | | 5.5 | | 6.4 | | 9.0 ns |
| t _{D HL} | Data-to-Pad LOW | | 4.1 | | 4.5 | | 4.2 | | 5.0 | | 7.0 ns |
| t _{ENZH} | Enable Pad Z to HIGH | | 3.7 | | 4.1 | | 4.6 | | 5.5 | | 7.6 ns |
| t _{ENZL} | Enable Pad Z to LOW | | 4.1 | | 4.5 | | 5.1 | | 6.1 | | 8.5 ns |
| t _{ENHZ} | Enable Pad HIGH to Z | | 6.9 | | 7.6 | | 8.6 | | 10.2 | | 14.2 ns |
| t _{ENLZ} | Enable Pad LOW to Z | | 7.5 | | 8.3 | | 9.4 | | 11.1 | | 15.5 ns |
| t _{GLH} | G-to-Pad HIGH | | 5.8 | | 6.5 | | 7.3 | | 8.6 | | 12.0 ns |
| t _{GHL} | G-to-Pad LOW | | 5.8 | | 6.5 | | 7.3 | | 8.6 | | 12.0 ns |
| t _{LSU} | I/O Latch Set-Up | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | ns |
| t _{LH} | I/O Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | 8.7 | | 9.7 | | 10.9 | | 12.9 | | 18.0 ns |
| t _{ACO} | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | 12.2 | | 13.5 | | 15.4 | | 18.1 | | 25.3 ns |
| d _{TLH} | Capacity Loading, LOW to HIGH | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 | ns/pF |
| d _{THL} | Capacity Loading, HIGH to LOW | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.10 | ns/pF |

- For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|------------------------------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Propagation Delays¹ | | | | | | | | | | | |
| t _{PD1} | Single Module | 1.4 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | ns |
| t _{CO} | Sequential Clock-to-Q | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 3.0 | ns |
| t _{GO} | Latch G-to-Q | 1.4 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | ns |
| t _{RS} | Flip-Flop (Latch) Reset-to-Q | 1.6 | | 1.7 | | 2.0 | | 2.3 | | 3.3 | ns |
| Logic Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.6 | ns |
| t _{RD2} | FO = 2 Routing Delay | 1.0 | | 1.2 | | 1.3 | | 1.5 | | 2.1 | ns |

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | |
|--|---|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Logic Module Sequential Timing^{3, 4} | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | 0.5 | 0.5 | 0.6 | 0.6 | 0.7 | 0.7 | 0.9 | 0.9 | ns | |
| t _{HD} | Flip-Flop (Latch) Data Input Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 1.0 | 1.1 | 1.2 | 1.2 | 1.4 | 1.4 | 2.0 | 2.0 | ns | |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 4.8 | 5.3 | 6.0 | 6.0 | 7.1 | 7.1 | 9.9 | 9.9 | ns | |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | 6.2 | 6.9 | 7.9 | 7.9 | 9.2 | 9.2 | 12.9 | 12.9 | ns | |
| t _A | Flip-Flop Clock Input Period | 9.5 | 10.6 | 12.0 | 12.0 | 14.1 | 14.1 | 19.8 | 19.8 | ns | |
| t _{IINH} | Input Buffer Latch Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | |
| t _{INSU} | Input Buffer Latch Set-Up | 0.7 | 0.8 | 0.9 | 0.9 | 1.01 | 1.01 | 1.4 | 1.4 | ns | |
| t _{OUTH} | Output Buffer Latch Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | |
| t _{OUTSU} | Output Buffer Latch Set-Up | 0.7 | 0.8 | 0.89 | 0.89 | 1.01 | 1.01 | 1.4 | 1.4 | ns | |
| f _{MAX} | Flip-Flop (Latch) Clock Frequency | 129 | 117 | 108 | 108 | 94 | 94 | 56 | 56 | MHz | |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{IINYH} | Pad-to-Y HIGH | 1.5 | 1.6 | 1.9 | 1.9 | 2.2 | 2.2 | 3.1 | 3.1 | ns | |
| t _{IINYL} | Pad-to-Y LOW | 1.1 | 1.3 | 1.4 | 1.4 | 1.7 | 1.7 | 2.4 | 2.4 | ns | |
| t _{INGH} | G to Y HIGH | 2.0 | 2.2 | 2.5 | 2.5 | 2.9 | 2.9 | 4.1 | 4.1 | ns | |
| t _{INGL} | G to Y LOW | 2.0 | 2.2 | 2.5 | 2.5 | 2.9 | 2.9 | 4.1 | 4.1 | ns | |
| Input Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | 2.6 | 2.9 | 3.2 | 3.2 | 3.8 | 3.8 | 5.3 | 5.3 | ns | |
| t _{IRD2} | FO = 2 Routing Delay | 2.9 | 3.2 | 3.7 | 3.7 | 4.3 | 4.3 | 6.1 | 6.1 | ns | |
| t _{IRD3} | FO = 3 Routing Delay | 3.3 | 3.6 | 4.1 | 4.1 | 4.9 | 4.9 | 6.8 | 6.8 | ns | |
| t _{IRD4} | FO = 4 Routing Delay | 3.6 | 4.0 | 4.6 | 4.6 | 5.4 | 5.4 | 7.6 | 7.6 | ns | |
| t _{IRD8} | FO = 8 Routing Delay | 5.1 | 5.6 | 6.4 | 6.4 | 7.5 | 7.5 | 10.5 | 10.5 | ns | |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | 4.4 | 4.8 | 5.5 | 6.5 | 6.5 | 9.0 | 9.0 | ns | |
| | | FO = 384 | 4.8 | 5.3 | 6.0 | 7.1 | 7.1 | 9.9 | 9.9 | ns | |
| t _{CKL} | Input HIGH to LOW | FO = 32 | 5.3 | 5.9 | 6.7 | 7.8 | 7.8 | 11.0 | 11.0 | ns | |
| | | FO = 384 | 6.2 | 6.9 | 7.9 | 9.2 | 9.2 | 12.9 | 12.9 | ns | |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 5.7 | 6.3 | 7.1 | 8.4 | 8.4 | 11.8 | 11.8 | ns | |
| | | FO = 384 | 6.6 | 7.4 | 8.3 | 9.8 | 9.8 | 13.7 | 13.7 | ns | |

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PWL} Minimum Pulse Width LOW | FO = 32 | 5.3 | 5.9 | 6.7 | 7.8 | 11.0 | ns | | | | |
| | FO = 384 | 6.2 | 6.9 | 7.9 | 9.2 | 12.9 | ns | | | | |
| t _{CKSW} Maximum Skew | FO = 32 | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | ns | | | | |
| | FO = 384 | 2.2 | 2.4 | 2.7 | 3.2 | 4.5 | ns | | | | |
| t _{SUEXT} Input Latch External Set-Up | FO = 32 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| | FO = 384 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{HEXT} Input Latch External Hold | FO = 32 | 3.9 | 4.3 | 4.9 | 5.7 | 8.0 | ns | | | | |
| | FO = 384 | 4.5 | 4.9 | 5.6 | 6.6 | 9.2 | ns | | | | |
| t _P Minimum Period | FO = 32 | 7.0 | 7.8 | 8.4 | 9.7 | 16.2 | ns | | | | |
| | FO = 384 | 7.7 | 8.6 | 9.3 | 10.7 | 17.8 | ns | | | | |
| f _{MAX} Maximum Frequency | FO = 32 | 142 | 129 | 119 | 103 | 62 | MHz | | | | |
| | FO = 384 | 129 | 117 | 108 | 94 | 56 | MHz | | | | |
| TTL Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | 3.5 | 3.9 | 4.4 | 5.2 | 7.3 | ns | | | | |
| t _{DHL} Data-to-Pad LOW | | 4.1 | 4.6 | 5.2 | 6.1 | 8.6 | ns | | | | |
| t _{ENZH} Enable Pad Z to HIGH | | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | | |
| t _{ENZL} Enable Pad Z to LOW | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | | |
| t _{ENHZ} Enable Pad HIGH to Z | | 7.6 | 8.4 | 9.5 | 11.2 | 15.7 | ns | | | | |
| t _{ENLZ} Enable Pad LOW to Z | | 7.0 | 7.8 | 8.8 | 10.4 | 14.5 | ns | | | | |
| t _{GLH} G-to-Pad HIGH | | 4.8 | 5.3 | 6.0 | 7.2 | 10.0 | ns | | | | |
| t _{GHL} G-to-Pad LOW | | 4.8 | 5.3 | 6.0 | 7.2 | 10.0 | ns | | | | |
| t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | 8.0 | 8.9 | 10.1 | 11.9 | 16.7 | ns | | | | |
| t _{ACO} Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | 11.3 | 12.5 | 14.2 | 16.7 | 23.3 | ns | | | | |
| d _{TLH} Capacitive Loading, LOW to HIGH | | 0.04 | 0.04 | 0.05 | 0.06 | 0.08 | ns/pF | | | | |
| d _{THL} Capacitive Loading, HIGH to LOW | | 0.05 | 0.05 | 0.06 | 0.07 | 0.10 | ns/pF | | | | |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | 4.5 | 5.0 | 5.6 | 6.6 | 9.3 | ns | | | | |
| t _{DHL} Data-to-Pad LOW | | 3.4 | 3.8 | 4.3 | 5.1 | 7.1 | ns | | | | |
| t _{ENZH} Enable Pad Z to HIGH | | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | | |
| t _{ENZL} Enable Pad Z to LOW | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | | |
| t _{ENHZ} Enable Pad HIGH to Z | | 7.6 | 8.4 | 9.5 | 11.2 | 15.7 | ns | | | | |
| t _{ENLZ} Enable Pad LOW to Z | | 7.0 | 7.8 | 8.8 | 10.4 | 14.5 | ns | | | | |
| t _{GLH} G-to-Pad HIGH | | 7.1 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | | |
| t _{GHL} G-to-Pad LOW | | 7.1 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | | |
| t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | 8.0 | 8.9 | 10.1 | 11.9 | 16.7 | ns | | | | |

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|----------------------------|------|----------|------|----------|------|-----------|------|----------|------|--------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INPY} | Input Data Pad-to-Y | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 ns |
| t _{INGO} | Input Latch Gate-to-Output | | 1.3 | | 1.4 | | 1.6 | | 1.9 | | 2.6 ns |
| t _{INH} | Input Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{INSU} | Input Latch Set-Up | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 1.0 | ns |
| t _{ILA} | Latch Active Pulse Width | 4.7 | | 5.2 | | 5.9 | | 6.9 | | 9.7 | ns |

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|---|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 10.9 | | 12.1 | | 13.7 | | 16.1 | | 22.5 ns |
| d _{TLH} | Capacitive Loading, LOW to HIGH | | 0.10 | | 0.11 | | 0.12 | | 0.14 | | 0.20 ns/pF |
| d _{THL} | Capacitive Loading, HIGH to LOW | | 0.10 | | 0.11 | | 0.12 | | 0.14 | | 0.20 ns/pF |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | | 4.9 | | 5.5 | | 6.2 | | 7.3 | | 10.3 ns |
| t _{DHL} | Data-to-Pad LOW | | 3.4 | | 3.8 | | 4.3 | | 5.1 | | 7.1 ns |
| t _{ENZH} | Enable Pad Z to HIGH | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.7 ns |
| t _{ENZL} | Enable Pad Z to LOW | | 4.1 | | 4.6 | | 5.2 | | 6.1 | | 8.5 ns |
| t _{ENHZ} | Enable Pad HIGH to Z | | 7.4 | | 8.2 | | 9.3 | | 10.9 | | 15.3 ns |
| t _{ENLZ} | Enable Pad LOW to Z | | 6.9 | | 7.6 | | 8.7 | | 10.2 | | 14.3 ns |
| t _{GLH} | G-to-Pad HIGH | | 7.0 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| t _{GHL} | G-to-Pad LOW | | 7.0 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| t _{LSU} | I/O Latch Set-Up | | 0.7 | | 0.7 | | 0.8 | | 1.0 | | 1.4 ns |
| t _{LH} | I/O Latch Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 7.9 | | 8.8 | | 10.0 | | 11.8 | | 16.5 ns |

1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. *Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.*
5. Delays based on 35 pF loading.

3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK, I/O Diagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND, Ground

Input LOW supply voltage.

I/O, Input/Output

Table 47 • PL44

| PL44 | | |
|-------------------|-------------------------|-------------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 21 | GND | GND |
| 22 | I/O | I/O |
| 23 | I/O | I/O |
| 24 | I/O | I/O |
| 25 | VCC | VCC |
| 26 | I/O | I/O |
| 27 | I/O | I/O |
| 28 | I/O | I/O |
| 29 | I/O | I/O |
| 30 | I/O | I/O |
| 31 | I/O | I/O |
| 32 | GND | GND |
| 33 | CLK, I/O | CLK, I/O |
| 34 | MODE | MODE |
| 35 | VCC | VCC |
| 36 | SDI, I/O | SDI, I/O |
| 37 | DCLK, I/O | DCLK, I/O |
| 38 | PRA, I/O | PRA, I/O |
| 39 | PRB, I/O | PRB, I/O |
| 40 | I/O | I/O |
| 41 | I/O | I/O |
| 42 | I/O | I/O |
| 43 | GND | GND |
| 44 | I/O | I/O |

Table 49 • PL84

| Pin Number | A40MX04 Function | A42MX09 Function | A42MX16 Function | A42MX24 Function |
|------------|------------------|------------------|------------------|------------------|
| 47 | I/O | I/O | I/O | WD, I/O |
| 48 | I/O | I/O | I/O | I/O |
| 49 | I/O | GND | GND | GND |
| 50 | I/O | I/O | I/O | WD, I/O |
| 51 | I/O | I/O | I/O | WD, I/O |
| 52 | I/O | SDO, I/O | SDO, I/O | SDO, TDO, I/O |
| 53 | I/O | I/O | I/O | I/O |
| 54 | I/O | I/O | I/O | I/O |
| 55 | I/O | I/O | I/O | I/O |
| 56 | I/O | I/O | I/O | I/O |
| 57 | I/O | I/O | I/O | I/O |
| 58 | I/O | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O | I/O |
| 60 | GND | I/O | I/O | I/O |
| 61 | GND | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O | TCK, I/O |
| 63 | I/O | LP | LP | LP |
| 64 | CLK, I/O | VCCA | VCCA | VCCA |
| 65 | I/O | VCCI | VCCI | VCCI |
| 66 | MODE | I/O | I/O | I/O |
| 67 | VCC | I/O | I/O | I/O |
| 68 | VCC | I/O | I/O | I/O |
| 69 | I/O | I/O | I/O | I/O |
| 70 | I/O | GND | GND | GND |
| 71 | I/O | I/O | I/O | I/O |
| 72 | SDI, I/O | I/O | I/O | I/O |
| 73 | DCLK, I/O | I/O | I/O | I/O |
| 74 | PRA, I/O | I/O | I/O | I/O |
| 75 | PRB, I/O | I/O | I/O | I/O |
| 76 | I/O | SDI, I/O | SDI, I/O | SDI, I/O |
| 77 | I/O | I/O | I/O | I/O |
| 78 | I/O | I/O | I/O | WD, I/O |
| 79 | I/O | I/O | I/O | WD, I/O |
| 80 | I/O | I/O | I/O | WD, I/O |
| 81 | I/O | PRA, I/O | PRA, I/O | PRA, I/O |
| 82 | GND | I/O | I/O | I/O |
| 83 | I/O | CLKA, I/O | CLKA, I/O | CLKA, I/O |

Table 51 • PQ144

| PQ144 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | GNDQ |
| 10 | GNDI |
| 11 | NC |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | I/O |
| 18 | VSV |
| 19 | VCC |
| 20 | VCCI |
| 21 | NC |
| 22 | I/O |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | I/O |
| 27 | I/O |
| 28 | GND |
| 29 | GNDI |
| 30 | NC |
| 31 | I/O |
| 32 | I/O |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | BININ |
| 38 | BINOUT |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |

Table 52 • PQ160

| PQ160 | | | |
|-------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 132 | I/O | I/O | I/O |
| 133 | I/O | I/O | I/O |
| 134 | I/O | I/O | I/O |
| 135 | NC | VCCA | VCCA |
| 136 | I/O | I/O | I/O |
| 137 | I/O | I/O | I/O |
| 138 | NC | VCCA | VCCA |
| 139 | VCCI | VCCI | VCCI |
| 140 | GND | GND | GND |
| 141 | NC | I/O | I/O |
| 142 | I/O | I/O | I/O |
| 143 | I/O | I/O | I/O |
| 144 | I/O | I/O | I/O |
| 145 | GND | GND | GND |
| 146 | NC | I/O | I/O |
| 147 | I/O | I/O | I/O |
| 148 | I/O | I/O | I/O |
| 149 | I/O | I/O | I/O |
| 150 | NC | VCCA | VCCA |
| 151 | NC | I/O | I/O |
| 152 | NC | I/O | I/O |
| 153 | NC | I/O | I/O |
| 154 | NC | I/O | I/O |
| 155 | GND | GND | GND |
| 156 | I/O | I/O | I/O |
| 157 | I/O | I/O | I/O |
| 158 | I/O | I/O | I/O |
| 159 | MODE | MODE | MODE |
| 160 | GND | GND | GND |

Table 53 • PQ208


| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
|------------|------------------|------------------|------------------|
| 21 | I/O | I/O | I/O |
| 22 | GND | GND | GND |
| 23 | I/O | I/O | I/O |
| 24 | I/O | I/O | I/O |
| 25 | I/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | GND | GND | GND |
| 28 | VCCI | VCCI | VCCI |
| 29 | VCCA | VCCA | VCCA |
| 30 | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O |
| 32 | VCCA | VCCA | VCCA |
| 33 | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O |
| 35 | I/O | I/O | I/O |
| 36 | I/O | I/O | I/O |
| 37 | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O |
| 39 | I/O | I/O | I/O |
| 40 | I/O | I/O | I/O |
| 41 | NC | I/O | I/O |
| 42 | NC | I/O | I/O |
| 43 | NC | I/O | I/O |
| 44 | I/O | I/O | I/O |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | I/O | I/O |
| 49 | I/O | I/O | I/O |
| 50 | NC | I/O | I/O |
| 51 | NC | I/O | I/O |
| 52 | GND | GND | GND |
| 53 | GND | GND | GND |
| 54 | I/O | TMS, I/O | TMS, I/O |
| 55 | I/O | TDI, I/O | TDI, I/O |
| 56 | I/O | I/O | I/O |
| 57 | I/O | WD, I/O | WD, I/O |

Table 53 • PQ208

| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
|------------|------------------|------------------|------------------|
| 95 | NC | I/O | I/O |
| 96 | NC | I/O | I/O |
| 97 | NC | I/O | I/O |
| 98 | VCCI | VCCI | VCCI |
| 99 | I/O | I/O | I/O |
| 100 | I/O | WD, I/O | WD, I/O |
| 101 | I/O | WD, I/O | WD, I/O |
| 102 | I/O | I/O | I/O |
| 103 | SDO, I/O | SDO, TDO, I/O | SDO, TDO, I/O |
| 104 | I/O | I/O | I/O |
| 105 | GND | GND | GND |
| 106 | NC | VCCA | VCCA |
| 107 | I/O | I/O | I/O |
| 108 | I/O | I/O | I/O |
| 109 | I/O | I/O | I/O |
| 110 | I/O | I/O | I/O |
| 111 | I/O | I/O | I/O |
| 112 | NC | I/O | I/O |
| 113 | NC | I/O | I/O |
| 114 | NC | I/O | I/O |
| 115 | NC | I/O | I/O |
| 116 | I/O | I/O | I/O |
| 117 | I/O | I/O | I/O |
| 118 | I/O | I/O | I/O |
| 119 | I/O | I/O | I/O |
| 120 | I/O | I/O | I/O |
| 121 | I/O | I/O | I/O |
| 122 | I/O | I/O | I/O |
| 123 | I/O | I/O | I/O |
| 124 | I/O | I/O | I/O |
| 125 | I/O | I/O | I/O |
| 126 | GND | GND | GND |
| 127 | I/O | I/O | I/O |
| 128 | I/O | TCK, I/O | TCK, I/O |
| 129 | LP | LP | LP |
| 130 | VCCA | VCCA | VCCA |
| 131 | GND | GND | GND |

Table 53 • PQ208

| PQ208 | | | |
|-------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 206 | I/O | I/O | I/O |
| 207 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 208 | I/O | I/O | I/O |

Figure 45 • PQ240

Note: This figure shows the 240-Pin PQFP Package top view.

Table 54 • PQ240

| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 1 | I/O |
| 2 | DCLK, I/O |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | WD, I/O |
| 7 | WD, I/O |
| 8 | VCCI |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |

Table 58 • CQ208

| CQ208 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 148 | I/O |
| 149 | I/O |
| 150 | GND |
| 151 | I/O |
| 152 | I/O |
| 153 | I/O |
| 154 | I/O |
| 155 | I/O |
| 156 | I/O |
| 157 | GND |
| 158 | I/O |
| 159 | SDI, I/O |
| 160 | I/O |
| 161 | WD, I/O |
| 162 | WD, I/O |
| 163 | I/O |
| 164 | VCCI |
| 165 | I/O |
| 166 | I/O |
| 167 | I/O |
| 168 | WD, I/O |
| 169 | WD, I/O |
| 170 | I/O |
| 171 | QCLKD, I/O |
| 172 | I/O |
| 173 | I/O |
| 174 | I/O |
| 175 | I/O |
| 176 | WD, I/O |
| 177 | WD, I/O |
| 178 | PRA, I/O |
| 179 | I/O |
| 180 | CLKA, I/O |
| 181 | I/O |
| 182 | VCCI |
| 183 | VCCA |
| 184 | GND |

Table 61 • PG132

| PG132 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| B3 | I/O |
| A2 | I/O |
| C3 | DCLK |
| B5 | GNDA |
| E12 | GNDA |
| J2 | GNDA |
| M9 | GNDA |
| B9 | GNDI |
| C5 | GNDI |
| E11 | GNDI |
| F4 | GNDI |
| J3 | GNDI |
| J11 | GNDI |
| L5 | GNDI |
| L9 | GNDI |
| C9 | GNDQ |
| E3 | GNDQ |
| K12 | GNDQ |
| D7 | VCCA |
| G3 | VCCA |
| G10 | VCCA |
| L7 | VCCA |
| C7 | VCCI |
| G2 | VCCI |
| G11 | VCCI |
| K7 | VCCI |