



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,


Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	140
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-fpqg208

VCCA = 3.0 V, T _J = 70°C	79
Table 46 Configuration of Unused I/Os	84
Table 47 PL44	86
Table 48 PL68	88
Table 49 PL84	90
Table 50 PQ 100	93
Table 51 PQ144	97
Table 52 PQ160	102
Table 53 PQ208	107
Table 54 PQ240	113
Table 55 VQ80	120
Table 56 VQ100	123
Table 57 TQ176	126
Table 58 CQ208	132
Table 59 CQ256	138
Table 60 BG272	145
Table 61 PG132	153
Table 62 CQ172	158


Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

Figure 10 • 42MX I/O Module



Note: *Can be configured as a Latch or D Flip-Flop (Using C-Module)

Figure 11 • PCI Output Structure of A42MX24 and A42MX36 Devices



3.3 Other Architectural Features

The following sections cover other architectural features of 40MX and 42MX FPGAs.

3.3.1 Performance

MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not require auxiliary configuration devices and thus are an optimal platform to integrate the functionality contained in multiple programmable logic devices. In addition, designs that previously would have required a gate array to meet performance can be integrated into an MX device with improvements in cost and time-to-market. Using timing-driven place-and-route (TDPR) tools, designers can achieve highly deterministic device performance.

3.3.2 User Security

Microsemi FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and protect against unauthorized users attempting to access the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs protected with the highest level of security available from both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

3.3.3 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor is designed to allow concurrent programming of multiple units from the same PC.

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing¹											
t _{DH}	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5 ns
t _{DHL}	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3 ns
t _{ENZH}	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3 ns
t _{ENZL}	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5 ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0 ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6 ns
d _{TLH}	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07 ns/pF
d _{THL}	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04 ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays											
t _{PD1}	Single Module		1.7		2.0		2.3		2.7		3.7 ns
t _{PD2}	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0 ns
t _{CO}	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7 ns
Logic Module Predicted Routing Delays¹											
t _{RD1}	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2 ns
t _{RD2}	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t _{RD3}	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t _{RD4}	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9 ns
t _{RD8}	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2 ns
Logic Module Sequential Timing²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		4.3		5.0		5.6		6.6		9.2 ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2	
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, V_{CC} = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays¹											
t _{IRD1}	FO = 1 Routing Delay		2.9		3.3		3.8		4.5		6.3 ns
t _{IRD2}	FO = 2 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t _{IRD3}	FO = 3 Routing Delay		4.4		5.0		5.7		6.7		9.4 ns
t _{IRD4}	FO = 4 Routing Delay		5.1		5.9		6.7		7.8		11.0 ns
t _{IRD8}	FO = 8 Routing Delay		8.0		9.3		10.5		12.4		17.2 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 16	6.4		7.4		8.4		9.9		13.8 ns
		FO = 128	6.4		7.4		8.4		9.9		13.8
t _{CKL}	Input HIGH to LOW	FO = 16	6.8		7.8		8.9		10.4		14.6 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t _{PWL}	Minimum Pulse Width LOW	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t _{CKSW}	Maximum Skew	FO = 16	0.6		0.6		0.7		0.8		1.2 ns
		FO = 128	0.8		0.9		1.0		1.2		1.6
t _P	Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
f _{MAX}	Maximum Frequency	FO = 16	113		105		96		83		50 MHz
		FO = 128	109		101		92		80		48
TTL Output Module Timing⁴											
t _{D LH}	Data-to-Pad HIGH		4.7		5.4		6.1		7.2		10.0 ns
t _{D HL}	Data-to-Pad LOW		5.6		6.4		7.3		8.6		12.0 ns
t _{EN ZH}	Enable Pad Z to HIGH		5.2		6.0		6.9		8.1		11.3 ns
t _{EN LZ}	Enable Pad Z to LOW		6.6		7.6		8.6		10.1		14.1 ns
t _{EN HZ}	Enable Pad HIGH to Z		11.1		12.8		14.5		17.1		23.9 ns
t _{EN LZ}	Enable Pad LOW to Z		8.2		9.5		10.7		12.6		17.7 ns
d _{TLH}	Delta LOW to HIGH		0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL}	Delta HIGH to LOW		0.04		0.04		0.05		0.06		0.08 ns/pF

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁴											
t _{DH}	Data-to-Pad HIGH		5.5	6.4	7.2	8.5	11.9	ns			
t _{DHL}	Data-to-Pad LOW		4.8	5.5	6.2	7.3	10.2	ns			
t _{ENZH}	Enable Pad Z to HIGH		4.7	5.5	6.2	7.3	10.2	ns			
t _{ENZL}	Enable Pad Z to LOW		6.8	7.9	8.9	10.5	14.7	ns			
t _{ENHZ}	Enable Pad HIGH to Z		11.1	12.8	14.5	17.1	23.9	ns			
t _{ENLZ}	Enable Pad LOW to Z		8.2	9.5	10.7	12.6	17.7	ns			
d _{TLH}	Delta LOW to HIGH		0.05	0.05	0.06	0.07	0.10	ns/pF			
d _{THL}	Delta HIGH to LOW		0.03	0.03	0.04	0.04	0.06	ns/pF			

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading.

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays¹											
t _{PD1}	Single Module		1.2	1.3	1.5	1.8	2.5	ns			
t _{CO}	Sequential Clock-to-Q		1.3	1.4	1.6	1.9	2.7	ns			
t _{GO}	Latch G-to-Q		1.2	1.4	1.6	1.8	2.6	ns			
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.2	1.6	1.8	2.1	2.9	ns			
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay		0.7	0.8	0.9	1.0	1.4	ns			
t _{RD2}	FO = 2 Routing Delay		0.9	1.0	1.2	1.4	1.9	ns			
t _{RD3}	FO = 3 Routing Delay		1.2	1.3	1.5	1.7	2.4	ns			
t _{RD4}	FO = 4 Routing Delay		1.4	1.5	1.7	2.0	2.9	ns			
t _{RD8}	FO = 8 Routing Delay		2.3	2.6	2.9	3.4	4.8	ns			
Logic Module Sequential Timing^{3, 4}											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		0.3	0.4	0.4	0.5	0.7	ns			
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0	0.0	0.0	0.0	ns			
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.4		0.5	0.5	0.6	0.8	ns			
t _{HEN} A	Flip-Flop (Latch) Enable Hold	0.0		0.0	0.0	0.0	0.0	ns			
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.4		3.8	4.3	5.0	7.0	ns			

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{D LH}	Data-to-Pad HIGH		3.4		3.8		5.5		6.4		9.0 ns
t _{D HL}	Data-to-Pad LOW		4.1		4.5		4.2		5.0		7.0 ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.1		4.6		5.5		7.6 ns
t _{ENZL}	Enable Pad Z to LOW		4.1		4.5		5.1		6.1		8.5 ns
t _{ENHZ}	Enable Pad HIGH to Z		6.9		7.6		8.6		10.2		14.2 ns
t _{ENLZ}	Enable Pad LOW to Z		7.5		8.3		9.4		11.1		15.5 ns
t _{GLH}	G-to-Pad HIGH		5.8		6.5		7.3		8.6		12.0 ns
t _{GHL}	G-to-Pad LOW		5.8		6.5		7.3		8.6		12.0 ns
t _{LSU}	I/O Latch Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.7		9.7		10.9		12.9		18.0 ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		12.2		13.5		15.4		18.1		25.3 ns
d _{TLH}	Capacity Loading, LOW to HIGH	0.04		0.04		0.05		0.06		0.08	ns/pF
d _{THL}	Capacity Loading, HIGH to LOW	0.05		0.05		0.06		0.07		0.10	ns/pF

- For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays¹											
t _{PD1}	Single Module	1.4		1.5		1.7		2.0		2.8	ns
t _{CO}	Sequential Clock-to-Q	1.4		1.6		1.8		2.1		3.0	ns
t _{GO}	Latch G-to-Q	1.4		1.5		1.7		2.0		2.8	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q	1.6		1.7		2.0		2.3		3.3	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	0.8		0.9		1.0		1.2		1.6	ns
t _{RD2}	FO = 2 Routing Delay	1.0		1.2		1.3		1.5		2.1	ns

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PWL} Minimum Pulse Width LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns				
	FO = 384	6.2	6.9	7.9	9.2	12.9	ns				
t _{CKSW} Maximum Skew	FO = 32		0.5	0.5	0.6	0.7	1.0	ns			
	FO = 384		2.2	2.4	2.7	3.2	4.5	ns			
t _{SUEXT} Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns			
	FO = 384	0.0	0.0	0.0	0.0	0.0	0.0	ns			
t _{HEXT} Input Latch External Hold	FO = 32	3.9	4.3	4.9	5.7	8.0	ns				
	FO = 384	4.5	4.9	5.6	6.6	9.2	ns				
t _P Minimum Period	FO = 32	7.0	7.8	8.4	9.7	16.2	ns				
	FO = 384	7.7	8.6	9.3	10.7	17.8	ns				
f _{MAX} Maximum Frequency	FO = 32		142	129	119	103	62	MHz			
	FO = 384		129	117	108	94	56	MHz			
TTL Output Module Timing⁵											
t _{DLH} Data-to-Pad HIGH			3.5	3.9	4.4	5.2	7.3	ns			
t _{DHL} Data-to-Pad LOW			4.1	4.6	5.2	6.1	8.6	ns			
t _{ENZH} Enable Pad Z to HIGH			3.8	4.2	4.8	5.6	7.8	ns			
t _{ENZL} Enable Pad Z to LOW			4.2	4.6	5.3	6.2	8.7	ns			
t _{ENHZ} Enable Pad HIGH to Z			7.6	8.4	9.5	11.2	15.7	ns			
t _{ENLZ} Enable Pad LOW to Z			7.0	7.8	8.8	10.4	14.5	ns			
t _{GLH} G-to-Pad HIGH			4.8	5.3	6.0	7.2	10.0	ns			
t _{GHL} G-to-Pad LOW			4.8	5.3	6.0	7.2	10.0	ns			
t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading			8.0	8.9	10.1	11.9	16.7	ns			
t _{ACO} Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading			11.3	12.5	14.2	16.7	23.3	ns			
d _{TLH} Capacitive Loading, LOW to HIGH			0.04	0.04	0.05	0.06	0.08	ns/pF			
d _{THL} Capacitive Loading, HIGH to LOW			0.05	0.05	0.06	0.07	0.10	ns/pF			
CMOS Output Module Timing⁵											
t _{DLH} Data-to-Pad HIGH			4.5	5.0	5.6	6.6	9.3	ns			
t _{DHL} Data-to-Pad LOW			3.4	3.8	4.3	5.1	7.1	ns			
t _{ENZH} Enable Pad Z to HIGH			3.8	4.2	4.8	5.6	7.8	ns			
t _{ENZL} Enable Pad Z to LOW			4.2	4.6	5.3	6.2	8.7	ns			
t _{ENHZ} Enable Pad HIGH to Z			7.6	8.4	9.5	11.2	15.7	ns			
t _{ENLZ} Enable Pad LOW to Z			7.0	7.8	8.8	10.4	14.5	ns			
t _{GLH} G-to-Pad HIGH			7.1	7.9	8.9	10.5	14.7	ns			
t _{GHL} G-to-Pad LOW			7.1	7.9	8.9	10.5	14.7	ns			
t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading			8.0	8.9	10.1	11.9	16.7	ns			

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays²												
t _{IRD1}	FO = 1 Routing Delay			2.6		2.9		3.2		3.8		5.3 ns
t _{IRD2}	FO = 2 Routing Delay			2.9		3.2		3.6		4.3		6.0 ns
t _{IRD3}	FO = 3 Routing Delay			3.2		3.6		4.0		4.8		6.6 ns
t _{IRD4}	FO = 4 Routing Delay			3.5		3.9		4.4		5.2		7.3 ns
t _{IRD8}	FO = 8 Routing Delay			4.8		5.3		6.1		7.1		10.0 ns
Global Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 32		4.4		4.8		5.5		6.5		9.1 ns
		FO = 486		4.8		5.3		6.0		7.1		10.0 ns
t _{CKL}	Input HIGH to LOW	FO = 32		5.1		5.7		6.4		7.6		10.6 ns
		FO = 486		6.0		6.6		7.5		8.8		12.4 ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	3.0		3.3		3.8		4.5		6.3	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32	3.0		3.4		3.8		4.5		6.3	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t _{CKSW}	Maximum Skew	FO = 32		0.8		0.8		1.0		1.1		1.6 ns
		FO = 486		0.8		0.8		1.0		1.1		1.6 ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		0.0	ns
		FO = 486	0.0		0.0		0.0		0.0		0.0	ns
TTL Output Module Timing⁵												
t _{DLH}	Data-to-Pad HIGH			3.4		3.8		4.3		5.0		7.1 ns
t _{DHL}	Data-to-Pad LOW			4.0		4.4		5.0		5.9		8.3 ns
t _{ENZH}	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4 ns
t _{ENZL}	Enable Pad Z to LOW			3.9		4.4		5.0		5.8		8.2 ns
t _{ENHZ}	Enable Pad HIGH to Z			7.2		8.0		9.1		10.7		14.9 ns
t _{ENLZ}	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9 ns
t _{GLH}	G-to-Pad HIGH			4.8		5.3		6.0		7.2		10.0 ns
t _{GHL}	G-to-Pad LOW			4.8		5.3		6.0		7.2		10.0 ns
t _{LSU}	I/O Latch Output Set-Up			0.7		0.7		0.8		1.0		1.4 ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{IRD2}	FO = 2 Routing Delay		3.2	3.5	4.1	4.8	4.8	6.7	ns		
t _{IRD3}	FO = 3 Routing Delay		3.7	4.1	4.7	5.5	5.5	7.7	ns		
t _{IRD4}	FO = 4 Routing Delay		4.2	4.6	5.3	6.2	6.2	8.7	ns		
t _{IRD8}	FO = 8 Routing Delay		6.1	6.8	7.7	9.0	9.0	12.6	ns		
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	4.6	5.1	5.7	6.7	6.7	9.3	ns		
		FO = 635	5.0	5.6	6.3	7.4	7.4	10.3	ns		
t _{CKL}	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	7.8	11.0	ns		
		FO = 635	6.8	7.6	8.6	10.1	10.1	14.1	ns		
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{CKSW}	Maximum Skew	FO = 32	1.0	1.2	1.3	1.5	1.5	2.2	ns		
		FO = 635	1.0	1.2	1.3	1.5	1.5	2.2	ns		
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{HEXT}	Input Latch External Hold	FO = 32	4.0	4.4	5.0	5.9	5.9	8.2	ns		
		FO = 635	4.6	5.2	5.9	6.9	6.9	9.6	ns		
t _P	Minimum Period (1/f _{MAX})	FO = 32	9.2	10.2	11.1	12.7	12.7	21.2	ns		
		FO = 635	9.9	11.0	12.0	13.8	13.8	23.0	ns		
f _{MAX}	Maximum Datapath Frequency	FO = 32	108	98	90	79	79	47	MHz		
		FO = 635	100	91	83	73	73	44	MHz		
TTL Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.6	4.0	4.5	5.3	5.3	7.4	ns		
t _{DHL}	Data-to-Pad LOW		4.2	4.6	5.2	6.2	6.2	8.6	ns		
t _{ENZH}	Enable Pad Z to HIGH		3.7	4.2	4.7	5.5	5.5	7.7	ns		
t _{ENZL}	Enable Pad Z to LOW		4.1	4.6	5.2	6.1	6.1	8.5	ns		
t _{ENHZ}	Enable Pad HIGH to Z		7.34	8.2	9.3	10.9	10.9	15.3	ns		
TTL Output Module Timing⁵											
t _{ENLZ}	Enable Pad LOW to Z		6.9	7.6	8.7	10.2	10.2	14.3	ns		
t _{GLH}	G-to-Pad HIGH		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t _{GHL}	G-to-Pad LOW		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t _{LSU}	I/O Latch Output Set-Up		0.7	0.7	0.8	1.0	1.0	1.4	ns		
t _{LH}	I/O Latch Output Hold		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9	8.8	10.0	11.8	11.8	16.5	ns		

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCC	VCC
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	CLK, I/O	CLK, I/O
53	I/O	I/O
54	MODE	MODE
55	VCC	VCC
56	SDI, I/O	SDI, I/O
57	DCLK, I/O	DCLK, I/O
58	PRA, I/O	PRA, I/O
59	PRB, I/O	PRB, I/O
60	I/O	I/O

Table 50 • PQ 100


PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O

Table 51 • PQ144

PQ144	
Pin Number	A42MX09 Function
80	GNDI
81	NC
82	I/O
83	I/O
84	I/O
85	I/O
86	I/O
87	I/O
88	VKS
89	VPP
90	VCC
91	VCCI
92	NC
93	VSV
94	I/O
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	GND
101	GNDI
102	NC
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	I/O
109	I/O
110	SDI
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	GNDQ

Table 51 • PQ144

PQ144	
Pin Number	A42MX09 Function
117	GNDI
118	NC
119	I/O
120	I/O
121	I/O
122	I/O
123	PROBA
124	I/O
125	CLKA
126	VCC
127	VCCI
128	NC
129	I/O
130	CLKB
131	I/O
132	PROBB
133	I/O
134	I/O
135	I/O
136	GND
137	GNDI
138	NC
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	DCLK

Figure 44 • PQ208**Table 53 • PQ208**

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	1	GND	GND	GND
	2	NC	VCCA	VCCA
	3	MODE	MODE	MODE
	4	I/O	I/O	I/O
	5	I/O	I/O	I/O
	6	I/O	I/O	I/O
	7	I/O	I/O	I/O
	8	I/O	I/O	I/O
	9	NC	I/O	I/O
	10	NC	I/O	I/O
	11	NC	I/O	I/O
	12	I/O	I/O	I/O
	13	I/O	I/O	I/O
	14	I/O	I/O	I/O
	15	I/O	I/O	I/O
	16	NC	I/O	I/O
	17	VCCA	VCCA	VCCA
	18	I/O	I/O	I/O
	19	I/O	I/O	I/O
	20	I/O	I/O	I/O

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
89	VCCI
90	VCCA
91	LP
92	TCK, I/O
93	I/O
94	GND
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	VCCI
109	I/O
110	I/O
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	VCCA
119	GND
120	GND
121	GND
122	I/O
123	SDO, TDO, I/O
124	I/O
125	WD, I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
148	I/O
149	I/O
150	GND
151	I/O
152	I/O
153	I/O
154	I/O
155	I/O
156	I/O
157	GND
158	I/O
159	SDI, I/O
160	I/O
161	WD, I/O
162	WD, I/O
163	I/O
164	VCCI
165	I/O
166	I/O
167	I/O
168	WD, I/O
169	WD, I/O
170	I/O
171	QCLKD, I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	WD, I/O
177	WD, I/O
178	PRA, I/O
179	I/O
180	CLKA, I/O
181	I/O
182	VCCI
183	VCCA
184	GND

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
133	I/O
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	GND
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	I/O
153	I/O
154	I/O
155	VCCA
156	I/O
157	I/O
158	VCCA
159	VCCI
160	GND
161	I/O
162	I/O
163	I/O
164	I/O
165	GND
166	I/O
167	I/O
168	I/O
169	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
207	I/O
208	I/O
209	QCLKC, I/O
210	I/O
211	WD, I/O
212	WD, I/O
213	I/O
214	I/O
215	WD, I/O
216	WD, I/O
217	I/O
218	PRB, I/O
219	I/O
220	CLKB, I/O
221	I/O
222	GND
223	GND
224	VCCA
225	VCCI
226	I/O
227	CLKA, I/O
228	I/O
229	PRA, I/O
230	I/O
231	I/O
232	WD, I/O
233	WD, I/O
234	I/O
235	I/O
236	I/O
237	I/O
238	I/O
239	I/O
240	QCLKD, I/O
241	I/O
242	WD, I/O
243	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
T19	I/O
T20	I/O
U1	I/O
U2	I/O
U3	I/O
U4	I/O
U5	VCCI
U6	WD, I/O
U7	I/O
U8	I/O
U9	WD, I/O
U10	VCCA
U11	VCCI
U12	I/O
U13	I/O
U14	QCLKB, I/O
U15	I/O
U16	VCCI
U17	I/O
U18	GND
U19	I/O
U20	I/O
V1	I/O
V2	I/O
V3	GND
V4	GND
V5	I/O
V6	I/O
V7	I/O
V8	WD, I/O
V9	I/O
V10	I/O
V11	I/O
V12	I/O
V13	WD, I/O
V14	I/O
V15	WD, I/O

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
B3	I/O
A2	I/O
C3	DCLK
B5	GNDA
E12	GNDA
J2	GNDA
M9	GNDA
B9	GNDI
C5	GNDI
E11	GNDI
F4	GNDI
J3	GNDI
J11	GNDI
L5	GNDI
L9	GNDI
C9	GNDQ
E3	GNDQ
K12	GNDQ
D7	VCCA
G3	VCCA
G10	VCCA
L7	VCCA
C7	VCCI
G2	VCCI
G11	VCCI
K7	VCCI