




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                        |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | -                                                                                                                                                               |
| Number of I/O                  | 83                                                                                                                                                              |
| Number of Gates                | 24000                                                                                                                                                           |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                                                 |
| Package / Case                 | 100-TQFP                                                                                                                                                        |
| Supplier Device Package        | 100-VQFP (14x14)                                                                                                                                                |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-fvq100">https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-fvq100</a> |

# Contents

---

|        |                                                         |    |
|--------|---------------------------------------------------------|----|
| 1      | Revision History                                        | 1  |
| 1.1    | Revision 15.0                                           | 1  |
| 1.2    | Revision 14.0                                           | 1  |
| 1.3    | Revision 13.0                                           | 1  |
| 1.4    | Revision 12.0                                           | 1  |
| 1.5    | Revision 11.0                                           | 1  |
| 1.6    | Revision 10.0                                           | 1  |
| 1.7    | Revision 9.0                                            | 2  |
| 1.8    | Revision 6.0                                            | 2  |
| 2      | 40MX and 42MX FPGA Families                             | 1  |
| 2.1    | Features                                                | 1  |
| 2.1.1  | High Capacity                                           | 1  |
| 2.1.2  | High Performance                                        | 1  |
| 2.1.3  | HiRel Features                                          | 1  |
| 2.1.4  | Ease of Integration                                     | 1  |
| 2.2    | Product Profile                                         | 1  |
| 2.3    | Ordering Information                                    | 3  |
| 2.4    | Plastic Device Resources                                | 4  |
| 2.5    | Ceramic Device Resources                                | 4  |
| 2.6    | Temperature Grade Offerings                             | 5  |
| 2.7    | Speed Grade Offerings                                   | 5  |
| 3      | 40MX and 42MX FPGAs                                     | 6  |
| 3.1    | General Description                                     | 6  |
| 3.2    | MX Architectural Overview                               | 6  |
| 3.2.1  | Logic Modules                                           | 6  |
| 3.2.2  | Dual-Port SRAM Modules                                  | 8  |
| 3.2.3  | Routing Structure                                       | 9  |
| 3.2.4  | Clock Networks                                          | 10 |
| 3.2.5  | MultiPlex I/O Modules                                   | 11 |
| 3.3    | Other Architectural Features                            | 12 |
| 3.3.1  | Performance                                             | 12 |
| 3.3.2  | User Security                                           | 12 |
| 3.3.3  | Programming                                             | 12 |
| 3.3.4  | Power Supply                                            | 13 |
| 3.3.5  | Power-Up/Down in Mixed-Voltage Mode                     | 13 |
| 3.3.6  | Transient Current                                       | 13 |
| 3.3.7  | Low Power Mode                                          | 14 |
| 3.4    | Power Dissipation                                       | 14 |
| 3.4.1  | General Power Equation                                  | 14 |
| 3.4.2  | Static Power Component                                  | 14 |
| 3.4.3  | Active Power Component                                  | 14 |
| 3.4.4  | Equivalent Capacitance                                  | 15 |
| 3.4.5  | C <sub>EQ</sub> Values for Microsemi MX FPGAs           | 15 |
| 3.4.6  | Test Circuitry and Silicon Explorer II Probe            | 16 |
| 3.4.7  | Design Consideration                                    | 17 |
| 3.4.8  | IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry | 17 |
| 3.4.9  | JTAG Mode Activation                                    | 19 |
| 3.4.10 | TRST Pin and TAP Controller Reset                       | 19 |

**Table 1 • Product profile**

| <b>Device</b>                   | <b>A40MX02</b> | <b>A40MX04</b> | <b>A42MX09</b> | <b>A42MX16</b> | <b>A42MX24</b> | <b>A42MX36</b> |
|---------------------------------|----------------|----------------|----------------|----------------|----------------|----------------|
| <b>Maximum Flip-Flops</b>       | 147            | 273            | 516            | 928            | 1,410          | 1,822          |
| <b>Clocks</b>                   | 1              | 1              | 2              | 2              | 2              | 6              |
| <b>User I/O (maximum)</b>       | 57             | 69             | 104            | 140            | 176            | 202            |
| <b>PCI</b>                      | –              | –              | –              | –              | Yes            | Yes            |
| <b>Boundary Scan Test (BST)</b> | –              | –              | –              | –              | Yes            | Yes            |
| Packages (by pin count)         |                |                |                |                |                |                |
| PLCC                            | 44, 68         | 44, 68, 84     | 84             | 84             | 84             | –              |
| PQFP                            | 100            | 100            | 100, 144, 160  | 100, 160, 208  | 160, 208       | 208, 240       |
| VQFP                            | 80             | 80             | 100            | 100            | –              | –              |
| TQFP                            | –              | –              | 176            | 176            | 176            | –              |
| CQFP                            | –              | –              | –              | 172            | –              | 208, 256       |
| PBGA                            | –              | –              | –              | –              | –              | 272            |
| CPGA                            | –              | –              | 132            | –              | –              | –              |

### 3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200  $\mu$ s to allow for charge pumps to power up, and device initialization will begin.

## 3.4 Power Dissipation

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

### 3.4.1 General Power Equation

$$P = [ICC_{standby} + ICC_{active}] * V_{CCI} + IOL * VOL * N + IOH * (V_{CCI} - VOH) * M$$

EQ 1

where:

- $ICC_{standby}$  is the current flowing when no inputs or outputs are changing.
- $ICC_{active}$  is the current flowing due to CMOS switching.
- $IOL$ ,  $IOH$  are TTL sink/source currents.
- $VOL$ ,  $VOH$  are TTL level output voltages.
- $N$  equals the number of outputs driving TTL loads to  $VOL$ .
- $M$  equals the number of outputs driving TTL loads to  $VOH$ .

Accurate values for  $N$  and  $M$  are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

### 3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

### 3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

$$Power(\mu W) = C_{EQ} * V_{CCA}^2 * F(1)$$

EQ 2

where:

- $C_{EQ}$  = Equivalent capacitance expressed in picofarads (pF)

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at [www.microsemi.com/soc/products/software/libero/default.aspx](http://www.microsemi.com/soc/products/software/libero/default.aspx) for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

### 3.6.1 Application Notes

- *AC278: BSDL Files Format Description*
- *AC225: Programming Antifuse Devices*
- *AC168: Implementation of Security in Microsemi Antifuse FPGAs*

### 3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

### 3.6.3 Miscellaneous

*Libero IDE Flow Diagram*

## 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

**Table 12 • Absolute Maximum Ratings for 40MX Devices\***

| Symbol           | Parameter           | Limits          | Units |
|------------------|---------------------|-----------------|-------|
| VCC              | DC Supply Voltage   | −0.5 to +7.0    | V     |
| VI               | Input Voltage       | −0.5 to VCC+0.5 | V     |
| VO               | Output Voltage      | −0.5 to VCC+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature | −65 to +150     | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 13 • Absolute Maximum Ratings for 42MX Devices\***

| Symbol           | Parameter                   | Limits           | Units |
|------------------|-----------------------------|------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | −0.5 to +7.0     | V     |
| VCCA             | DC Supply Voltage for Array | −0.5 to +7.0     | V     |
| VI               | Input Voltage               | −0.5 to VCCI+0.5 | V     |
| VO               | Output Voltage              | −0.5 to VCCI+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | −65 to +150      | °C    |

### 3.8.1 3.3 V LVTTTL Electrical Specifications

**Table 19 • 3.3V LVTTTL Electrical Specifications**

| Symbol                                                   | Parameter                                                                                                                                                                 | Commercial |            | Commercial -F |            | Industrial |            | Military |            | Units |
|----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|---------------|------------|------------|------------|----------|------------|-------|
|                                                          |                                                                                                                                                                           | Min.       | Max.       | Min.          | Max.       | Min.       | Max.       | Min.     | Max.       |       |
| VOH <sup>1</sup>                                         | IOH = -4 mA                                                                                                                                                               | 2.15       |            | 2.15          |            | 2.4        |            | 2.4      |            | V     |
| VOL <sup>1</sup>                                         | IOL = 6 mA                                                                                                                                                                |            | 0.4        |               | 0.4        |            | 0.48       |          | 0.48       | V     |
| VIL                                                      |                                                                                                                                                                           | -0.3       | 0.8        | -0.3          | 0.8        | -0.3       | 0.8        | -0.3     | 0.8        | V     |
| VIH (40MX)                                               |                                                                                                                                                                           | 2.0        | VCC + 0.3  | 2.0           | VCC + 0.3  | 2.0        | VCC + 0.3  | 2.0      | VCC + 0.3  | V     |
| VIH (42MX)                                               |                                                                                                                                                                           | 2.0        | VCCI + 0.3 | 2.0           | VCCI + 0.3 | 2.0        | VCCI + 0.3 | 2.0      | VCCI + 0.3 | V     |
| IIL                                                      |                                                                                                                                                                           |            | -10        |               | -10        |            | -10        |          | -10        | μA    |
| IIH                                                      |                                                                                                                                                                           |            | -10        |               | -10        |            | -10        |          | -10        | μA    |
| Input Transition Time, T <sub>R</sub> and T <sub>F</sub> |                                                                                                                                                                           |            | 500        |               | 500        |            | 500        |          | 500        | ns    |
| C <sub>IO</sub> I/O Capacitance                          |                                                                                                                                                                           |            | 10         |               | 10         |            | 10         |          | 10         | pF    |
| Standby Current, ICC <sup>2</sup>                        | A40MX02, A40MX04                                                                                                                                                          |            | 3          |               | 25         |            | 10         |          | 25         | mA    |
|                                                          | A42MX09                                                                                                                                                                   |            | 5          |               | 25         |            | 25         |          | 25         | mA    |
|                                                          | A42MX16                                                                                                                                                                   |            | 6          |               | 25         |            | 25         |          | 25         | mA    |
|                                                          | A42MX24, A42MX36                                                                                                                                                          |            | 15         |               | 25         |            | 25         |          | 25         | mA    |
| Low-Power Mode Standby Current                           | 42MX devices only                                                                                                                                                         |            | 0.5        |               | ICC - 5.0  |            | ICC - 5.0  |          | ICC - 5.0  | mA    |
| I/O, I/O source sink current                             | Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> ) |            |            |               |            |            |            |          |            |       |

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

## 3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

**Table 20 • Absolute Maximum Ratings\***

| Symbol           | Parameter                   | Limits             | Units |
|------------------|-----------------------------|--------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | -0.5 to +7.0       | V     |
| VCCA             | DC Supply Voltage for Array | -0.5 to +7.0       | V     |
| VI               | Input Voltage               | -0.5 to VCCA + 0.5 | V     |
| VO               | Output Voltage              | -0.5 to VCCI + 0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | -65 to +150        | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

reliability. Devices should not be operated outside the recommended operating conditions.

**Table 21 • Recommended Operating Conditions**

| Parameter          | Commercial   | Industrial | Military    | Units |
|--------------------|--------------|------------|-------------|-------|
| Temperature Range* | 0 to +70     | –40 to +85 | –55 to +125 | °C    |
| VCCA               | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5  | V     |
| VCCI               | 3.14 to 3.47 | 3.0 to 3.6 | 3.0 to 3.6  | V     |

**Note:** \*Ambient temperature ( $T_A$ ) is used for commercial and industrial grades; case temperature ( $T_C$ ) is used for military grades.

approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

### 3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.


### 3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

**Table 28 • 42MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CCA} = 5.0\text{ V}$ )**

| 42MX Voltage | Temperature         |                     |                   |                    |                    |                    |                     |
|--------------|---------------------|---------------------|-------------------|--------------------|--------------------|--------------------|---------------------|
|              | $-55^\circ\text{C}$ | $-40^\circ\text{C}$ | $0^\circ\text{C}$ | $25^\circ\text{C}$ | $70^\circ\text{C}$ | $85^\circ\text{C}$ | $125^\circ\text{C}$ |
| 4.50         | 0.93                | 0.95                | 1.05              | 1.09               | 1.25               | 1.29               | 1.41                |
| 4.75         | 0.88                | 0.90                | 1.00              | 1.03               | 1.18               | 1.22               | 1.34                |
| 5.00         | 0.85                | 0.87                | 0.96              | 1.00               | 1.15               | 1.18               | 1.29                |
| 5.25         | 0.84                | 0.86                | 0.95              | 0.97               | 1.12               | 1.14               | 1.28                |
| 5.50         | 0.83                | 0.85                | 0.94              | 0.96               | 1.10               | 1.13               | 1.26                |

**Figure 34 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CCA} = 5.0\text{ V}$ )**



**Note:** This derating factor applies to all routing and propagation delays

**Table 29 • 40MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V}$ )**

| 40MX Voltage | Temperature         |                     |                   |                    |                    |                    |                     |
|--------------|---------------------|---------------------|-------------------|--------------------|--------------------|--------------------|---------------------|
|              | $-55^\circ\text{C}$ | $-40^\circ\text{C}$ | $0^\circ\text{C}$ | $25^\circ\text{C}$ | $70^\circ\text{C}$ | $85^\circ\text{C}$ | $125^\circ\text{C}$ |
| 4.50         | 0.89                | 0.93                | 1.02              | 1.09               | 1.25               | 1.31               | 1.45                |
| 4.75         | 0.84                | 0.88                | 0.97              | 1.03               | 1.18               | 1.24               | 1.37                |
| 5.00         | 0.82                | 0.85                | 0.94              | 1.00               | 1.15               | 1.20               | 1.33                |
| 5.25         | 0.80                | 0.82                | 0.91              | 0.97               | 1.12               | 1.16               | 1.29                |
| 5.50         | 0.79                | 0.82                | 0.90              | 0.96               | 1.10               | 1.15               | 1.28                |

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                          |                     | –3 Speed   |            | –2 Speed   |             | –1 Speed   |            | Std Speed  |              | –F Speed     |      | Units |
|----------------------------------------------------|--------------------------|---------------------|------------|------------|------------|-------------|------------|------------|------------|--------------|--------------|------|-------|
|                                                    |                          |                     | Min.       | Max.       | Min.       | Max.        | Min.       | Max.       | Min.       | Max.         | Min.         | Max. |       |
| Input Module Propagation Delays                    |                          |                     |            |            |            |             |            |            |            |              |              |      |       |
| t <sub>INYH</sub>                                  | Pad-to-Y HIGH            |                     | 0.7        |            | 0.8        |             | 0.9        |            | 1.1        |              | 1.5          |      | ns    |
| t <sub>INYL</sub>                                  | Pad-to-Y LOW             |                     | 0.6        |            | 0.7        |             | 0.8        |            | 1.0        |              | 1.3          |      | ns    |
| Input Module Predicted Routing Delays <sup>1</sup> |                          |                     |            |            |            |             |            |            |            |              |              |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay     |                     | 2.1        |            | 2.4        |             | 2.2        |            | 3.2        |              | 4.5          |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay     |                     | 2.6        |            | 3.0        |             | 3.4        |            | 4.0        |              | 5.6          |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay     |                     | 3.1        |            | 3.6        |             | 4.1        |            | 4.8        |              | 6.7          |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay     |                     | 3.6        |            | 4.2        |             | 4.8        |            | 5.6        |              | 7.8          |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay     |                     | 5.7        |            | 6.6        |             | 7.5        |            | 8.8        |              | 12.4         |      | ns    |
| Global Clock Network                               |                          |                     |            |            |            |             |            |            |            |              |              |      |       |
| t <sub>CKH</sub>                                   | Input Low to HIGH        | FO = 16<br>FO = 128 | 4.6<br>4.6 |            | 5.3<br>5.3 |             | 6.0<br>6.0 |            | 7.0<br>7.0 |              | 9.8<br>9.8   |      | ns    |
| t <sub>CKL</sub>                                   | Input High to LOW        | FO = 16<br>FO = 128 | 4.8<br>4.8 |            | 5.6<br>5.6 |             | 6.3<br>6.3 |            | 7.4<br>7.4 |              | 10.4<br>10.4 |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH | FO = 16<br>FO = 128 | 2.2<br>2.4 | 2.6<br>2.7 |            | 2.9<br>3.1  |            | 3.4<br>3.6 |            | 4.8<br>5.1   |              | ns   |       |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW  | FO = 16<br>FO = 128 | 2.2<br>2.4 | 2.6<br>2.7 |            | 2.9<br>3.01 |            | 3.4<br>3.6 |            | 4.8<br>5.1   |              | ns   |       |
| t <sub>CKSW</sub>                                  | Maximum Skew             | FO = 16<br>FO = 128 | 0.4<br>0.5 |            | 0.5<br>0.6 |             | 0.5<br>0.7 |            | 0.6<br>0.8 |              | 0.8<br>1.2   |      | ns    |
| t <sub>P</sub>                                     | Minimum Period           | FO = 16<br>FO = 128 | 4.7<br>4.8 | 5.4<br>5.6 |            | 6.1<br>6.3  |            | 7.2<br>7.5 |            | 10.0<br>10.4 |              | ns   |       |
| f <sub>MAX</sub>                                   | Maximum Frequency        | FO = 16<br>FO = 128 | 188<br>181 |            | 175<br>168 |             | 160<br>154 |            | 139<br>134 |              | 83<br>80     |      | MHz   |

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                      | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|----------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                      | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>1</sup> |                      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH     |          | 3.9  |          | 4.5  |          | 5.1  |           | 6.05 |          | 8.5  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW      |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW  |          | 4.9  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z |          | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.0 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z  |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                       | Delta LOW to HIGH    |          | 0.03 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                       | Delta HIGH to LOW    |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                     | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|-------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays                    |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                       |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>PD2</sub>                                   | Dual-Module Macros                  |          | 3.7  |          | 4.3  |          | 4.9  |           | 5.7  |          | 8.0  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q               |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                        |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q        |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| Logic Module Predicted Routing Delays <sup>1</sup> |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay                |          | 1.9  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay                |          | 2.7  |          | 3.1  |          | 3.5  |           | 4.1  |          | 5.7  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay                |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay                |          | 4.1  |          | 4.8  |          | 5.4  |           | 6.3  |          | 8.9  | ns    |
| t <sub>RD8</sub>                                   | FO = 8 Routing Delay                |          | 7.1  |          | 8.1  |          | 9.2  |           | 10.9 |          | 15.2 | ns    |
| Logic Module Sequential Timing <sup>2</sup>        |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                   | Flip-Flop (Latch) Data Input Set-Up |          | 4.3  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HD</sub> <sup>3</sup>                       | Flip-Flop (Latch) Data Input Hold   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>SUENA</sub>                                 | Flip-Flop (Latch) Enable Set-Up     |          | 4.3  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HENA</sub>                                  | Flip-Flop (Latch) Enable Hold       | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                          |                     | –3 Speed   |      | –2 Speed   |      | –1 Speed   |      | Std Speed    |      | –F Speed     |      | Units |
|----------------------------------------------------|--------------------------|---------------------|------------|------|------------|------|------------|------|--------------|------|--------------|------|-------|
|                                                    |                          |                     | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.         | Max. | Min.         | Max. |       |
| Input Module Predicted Routing Delays <sup>1</sup> |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay     |                     | 2.9        |      | 3.3        |      | 3.8        |      | 4.5          |      | 6.3          |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay     |                     | 3.6        |      | 4.2        |      | 4.8        |      | 5.6          |      | 7.8          |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay     |                     | 4.4        |      | 5.0        |      | 5.7        |      | 6.7          |      | 9.4          |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay     |                     | 5.1        |      | 5.9        |      | 6.7        |      | 7.8          |      | 11.0         |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay     |                     | 8.0        |      | 9.3        |      | 10.5       |      | 12.4         |      | 17.2         |      | ns    |
| Global Clock Network                               |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH        | FO = 16<br>FO = 128 | 6.4<br>6.4 |      | 7.4<br>7.4 |      | 8.4<br>8.4 |      | 9.9<br>9.9   |      | 13.8<br>13.8 |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW        | FO = 16<br>FO = 128 | 6.8<br>6.8 |      | 7.8<br>7.8 |      | 8.9<br>8.9 |      | 10.4<br>10.4 |      | 14.6<br>14.6 |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH | FO = 16<br>FO = 128 | 3.1<br>3.3 |      | 3.6<br>3.8 |      | 4.1<br>4.3 |      | 4.8<br>5.1   |      | 6.7<br>7.1   |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW  | FO = 16<br>FO = 128 | 3.1<br>3.3 |      | 3.6<br>3.8 |      | 4.1<br>4.3 |      | 4.8<br>5.1   |      | 6.7<br>7.1   |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew             | FO = 16<br>FO = 128 | 0.6<br>0.8 |      | 0.6<br>0.9 |      | 0.7<br>1.0 |      | 0.8<br>1.2   |      | 1.2<br>1.6   |      | ns    |
| t <sub>P</sub>                                     | Minimum Period           | FO = 16<br>FO = 128 | 6.5<br>6.8 |      | 7.5<br>7.8 |      | 8.5<br>8.9 |      | 10.1<br>10.4 |      | 14.1<br>14.6 |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency        | FO = 16<br>FO = 128 | 113<br>109 |      | 105<br>101 |      | 96<br>92   |      | 83<br>80     |      | 50<br>48     |      | MHz   |
| TTL Output Module Timing <sup>4</sup>              |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>DLH</sub>                                   | Data-to-Pad HIGH         |                     | 4.7        |      | 5.4        |      | 6.1        |      | 7.2          |      | 10.0         |      | ns    |
| t <sub>DHL</sub>                                   | Data-to-Pad LOW          |                     | 5.6        |      | 6.4        |      | 7.3        |      | 8.6          |      | 12.0         |      | ns    |
| t <sub>ENZH</sub>                                  | Enable Pad Z to HIGH     |                     | 5.2        |      | 6.0        |      | 6.9        |      | 8.1          |      | 11.3         |      | ns    |
| t <sub>ENZL</sub>                                  | Enable Pad Z to LOW      |                     | 6.6        |      | 7.6        |      | 8.6        |      | 10.1         |      | 14.1         |      | ns    |
| t <sub>ENHZ</sub>                                  | Enable Pad HIGH to Z     |                     | 11.1       |      | 12.8       |      | 14.5       |      | 17.1         |      | 23.9         |      | ns    |
| t <sub>ENLZ</sub>                                  | Enable Pad LOW to Z      |                     | 8.2        |      | 9.5        |      | 10.7       |      | 12.6         |      | 17.7         |      | ns    |
| d <sub>TLH</sub>                                   | Delta LOW to HIGH        |                     | 0.03       |      | 0.03       |      | 0.04       |      | 0.04         |      | 0.06         |      | ns/pF |
| d <sub>THL</sub>                                   | Delta HIGH to LOW        |                     | 0.04       |      | 0.04       |      | 0.05       |      | 0.06         |      | 0.08         |      | ns/pF |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description |                                            | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|-------------------------|--------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                         |                                            | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>WASYN</sub>      | Flip-Flop (Latch) Asynchronous Pulse Width | 4.5      |      | 4.9      |      | 5.6      |      | 6.6       |      | 9.2      |      | ns    |
| t <sub>A</sub>          | Flip-Flop Clock Input Period               | 3.5      |      | 3.8      |      | 4.3      |      | 5.1       |      | 7.1      |      | ns    |
| t <sub>INH</sub>        | Input Buffer Latch Hold                    | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>       | Input Buffer Latch Set-Up                  | 0.3      |      | 0.3      |      | 0.4      |      | 0.4       |      | 0.6      |      | ns    |
| t <sub>OUTH</sub>       | Output Buffer Latch Hold                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>OUTSU</sub>      | Output Buffer Latch Set-Up                 | 0.3      |      | 0.3      |      | 0.4      |      | 0.4       |      | 0.6      |      | ns    |
| f <sub>MAX</sub>        | Flip-Flop (Latch) Clock Frequency          |          | 268  |          | 244  |          | 224  |           | 195  |          | 117  | MHz   |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description               |                                                          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---------------------------------------|----------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                       |                                                          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| TTL Output Module Timing <sup>5</sup> |                                                          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad HIGH                                         |          | 2.5  |          | 2.7  |          | 3.1  |           | 3.6  |          | 5.1  | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad LOW                                          |          | 2.9  |          | 3.2  |          | 3.6  |           | 4.3  |          | 6.0  | ns    |
| t <sub>ENZH</sub>                     | Enable Pad Z to HIGH                                     |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.5  | ns    |
| t <sub>ENZL</sub>                     | Enable Pad Z to LOW                                      |          | 2.9  |          | 3.2  |          | 3.7  |           | 4.3  |          | 6.1  | ns    |
| t <sub>ENHZ</sub>                     | Enable Pad HIGH to Z                                     |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.3  |          | 10.2 | ns    |
| t <sub>ENLZ</sub>                     | Enable Pad LOW to Z                                      |          | 5.3  |          | 5.9  |          | 6.7  |           | 7.9  |          | 11.1 | ns    |
| t <sub>GLH</sub>                      | G-to-Pad HIGH                                            |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.8  |          | 5.3  | ns    |
| t <sub>GHL</sub>                      | G-to-Pad LOW                                             |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.8  |          | 5.3  | ns    |
| t <sub>LSU</sub>                      | I/O Latch Set-Up                                         | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>LH</sub>                       | I/O Latch Hold                                           | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                      | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading |          | 5.2  |          | 5.8  |          | 6.6  |           | 7.7  |          | 10.8 | ns    |
| t <sub>ACO</sub>                      | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     |          | 7.4  |          | 8.2  |          | 9.3  |           | 10.9 |          | 15.3 | ns    |
| d <sub>TLH</sub>                      | Capacity Loading, LOW to HIGH                            |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |
| d <sub>THL</sub>                      | Capacity Loading, HIGH to LOW                            |          | 0.04 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                                                       | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|-------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                                                       | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>5</sup> |                                                       |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                                      |          | 2.4  |          | 2.7  |          | 3.1  |           | 3.6  |          | 5.1  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                                       |          | 2.9  |          | 3.2  |          | 3.6  |           | 4.3  |          | 6.0  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                                  |          | 2.7  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.5  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                                   |          | 2.9  |          | 3.2  |          | 3.7  |           | 4.3  |          | 6.1  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                                  |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.3  |          | 10.2 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                                   |          | 5.3  |          | 5.9  |          | 6.7  |           | 7.9  |          | 11.1 | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                         |          | 4.2  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.6  | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                          |          | 4.2  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.6  | ns    |
| t <sub>LSU</sub>                       | I/O Latch Set-Up                                      | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>LH</sub>                        | I/O Latch Hold                                        | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |          | 5.2  |          | 5.8  |          | 6.6  |           | 7.7  |          | 10.8 | ns    |
| t <sub>ACO</sub>                       | Array Clock-to-Out ( Pad-to-Pad), 64 Clock Loading    |          | 7.4  |          | 8.2  |          | 9.3  |           | 10.9 |          | 15.3 | ns    |
| d <sub>TLH</sub>                       | Capacity Loading, LOW to HIGH                         |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |
| d <sub>THL</sub>                       | Capacity Loading, HIGH to LOW                         |          | 0.04 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays <sup>1</sup>       |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                |          | 1.6  |          | 1.8  |          | 2.1  |           | 2.5  |          | 3.5  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q        |          | 1.8  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.8  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                 |          | 1.7  |          | 1.9  |          | 2.1  |           | 2.5  |          | 3.5  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| Logic Module Predicted Routing Delays <sup>2</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay         |          | 1.0  |          | 1.1  |          | 1.2  |           | 1.4  |          | 2.0  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay         |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay         |          | 1.6  |          | 1.8  |          | 2.0  |           | 2.4  |          | 3.3  | ns    |

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                               |                                               | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|-------------------------------------------------------|-----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                       |                                               | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>RD4</sub>                                      | FO = 4 Routing Delay                          | 1.9      |      | 2.1      |      | 2.4      |      | 2.9       |      | 4.0      |      | ns    |
| t <sub>RD8</sub>                                      | FO = 8 Routing Delay                          | 3.2      |      | 3.6      |      | 4.1      |      | 4.8       |      | 6.7      |      | ns    |
| <b>Logic Module Sequential Timing</b> <sup>3, 4</sup> |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                      | Flip-Flop (Latch) Data Input Set-Up           | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 0.9      |      | ns    |
| t <sub>HD</sub>                                       | Flip-Flop (Latch) Data Input Hold             | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>SUENA</sub>                                    | Flip-Flop (Latch) Enable Set-Up               | 0.6      |      | 0.6      |      | 0.7      |      | 0.8       |      | 1.2      |      | ns    |
| t <sub>HENA</sub>                                     | Flip-Flop (Latch) Enable Hold                 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>WCLKA</sub>                                    | Flip-Flop (Latch)<br>Clock Active Pulse Width | 4.7      |      | 5.3      |      | 6.0      |      | 7.0       |      | 9.8      |      | ns    |
| t <sub>WASYN</sub>                                    | Flip-Flop (Latch)<br>Asynchronous Pulse Width | 6.2      |      | 6.9      |      | 7.8      |      | 9.2       |      | 12.9     |      | ns    |
| t <sub>A</sub>                                        | Flip-Flop Clock Input Period                  | 5.0      |      | 5.6      |      | 6.2      |      | 7.1       |      | 9.9      |      | ns    |
| t <sub>INH</sub>                                      | Input Buffer Latch Hold                       | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                                     | Input Buffer Latch Set-Up                     | 0.3      |      | 0.3      |      | 0.3      |      | 0.4       |      | 0.6      |      | ns    |
| t <sub>OUTH</sub>                                     | Output Buffer Latch Hold                      | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>OUTSU</sub>                                    | Output Buffer Latch Set-Up                    | 0.3      |      | 0.3      |      | 0.3      |      | 0.4       |      | 0.6      |      | ns    |
| f <sub>MAX</sub>                                      | Flip-Flop (Latch) Clock Frequency             | 161      |      | 146      |      | 135      |      | 117       |      | 70       |      | MHz   |

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                                                       |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|-------------------------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                                                       |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>PWL</sub>                       | Minimum Pulse Width LOW                               | FO = 32  | 5.3      |      | 5.9      |      | 6.7      |      | 7.8       |      | 11.0     |      | ns    |
|                                        |                                                       | FO = 384 | 6.2      |      | 6.9      |      | 7.9      |      | 9.2       |      | 12.9     |      | ns    |
| t <sub>CKSW</sub>                      | Maximum Skew                                          | FO = 32  |          | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns    |
|                                        |                                                       | FO = 384 |          | 2.2  |          | 2.4  |          | 2.7  |           | 3.2  |          | 4.5  | ns    |
| t <sub>SUEXT</sub>                     | Input Latch External Set-Up                           | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                        |                                                       | FO = 384 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                      | Input Latch External Hold                             | FO = 32  | 3.9      |      | 4.3      |      | 4.9      |      | 5.7       |      | 8.0      |      | ns    |
|                                        |                                                       | FO = 384 | 4.5      |      | 4.9      |      | 5.6      |      | 6.6       |      | 9.2      |      | ns    |
| t <sub>p</sub>                         | Minimum Period                                        | FO = 32  | 7.0      |      | 7.8      |      | 8.4      |      | 9.7       |      | 16.2     |      | ns    |
|                                        |                                                       | FO = 384 | 7.7      |      | 8.6      |      | 9.3      |      | 10.7      |      | 17.8     |      | ns    |
| f <sub>MAX</sub>                       | Maximum Frequency                                     | FO = 32  |          | 142  |          | 129  |          | 119  |           | 103  |          | 62   | MHz   |
|                                        |                                                       | FO = 384 |          | 129  |          | 117  |          | 108  |           | 94   |          | 56   | MHz   |
| TTL Output Module Timing <sup>5</sup>  |                                                       |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                                      |          |          | 3.5  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                                       |          |          | 4.1  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.6  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                                  |          |          | 3.8  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                                   |          |          | 4.2  |          | 4.6  |          | 5.3  |           | 6.2  |          | 8.7  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                                  |          |          | 7.6  |          | 8.4  |          | 9.5  |           | 11.2 |          | 15.7 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                                   |          |          | 7.0  |          | 7.8  |          | 8.8  |           | 10.4 |          | 14.5 | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                         |          |          | 4.8  |          | 5.3  |          | 6.0  |           | 7.2  |          | 10.0 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                          |          |          | 4.8  |          | 5.3  |          | 6.0  |           | 7.2  |          | 10.0 | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |          |          | 8.0  |          | 8.9  |          | 10.1 |           | 11.9 |          | 16.7 | ns    |
| t <sub>ACO</sub>                       | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading     |          |          | 11.3 |          | 12.5 |          | 14.2 |           | 16.7 |          | 23.3 | ns    |
| d <sub>TLH</sub>                       | Capacitive Loading, LOW to HIGH                       |          |          | 0.04 |          | 0.04 |          | 0.05 |           | 0.06 |          | 0.08 | ns/pF |
| d <sub>THL</sub>                       | Capacitive Loading, HIGH to LOW                       |          |          | 0.05 |          | 0.05 |          | 0.06 |           | 0.07 |          | 0.10 | ns/pF |
| CMOS Output Module Timing <sup>5</sup> |                                                       |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                                      |          |          | 4.5  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.3  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                                       |          |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                                  |          |          | 3.8  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                                   |          |          | 4.2  |          | 4.6  |          | 5.3  |           | 6.2  |          | 8.7  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                                  |          |          | 7.6  |          | 8.4  |          | 9.5  |           | 11.2 |          | 15.7 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                                   |          |          | 7.0  |          | 7.8  |          | 8.8  |           | 10.4 |          | 14.5 | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                         |          |          | 7.1  |          | 7.9  |          | 8.9  |           | 10.5 |          | 14.7 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                          |          |          | 7.1  |          | 7.9  |          | 8.9  |           | 10.5 |          | 14.7 | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |          |          | 8.0  |          | 8.9  |          | 10.1 |           | 11.9 |          | 16.7 | ns    |

**Table 49 • PL84**

| <b>PL84</b>       |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 10                | I/O                     | DCLK, I/O               | DCLK, I/O               | DCLK, I/O               |
| 11                | I/O                     | I/O                     | I/O                     | I/O                     |
| 12                | NC                      | MODE                    | MODE                    | MODE                    |
| 13                | I/O                     | I/O                     | I/O                     | I/O                     |
| 14                | I/O                     | I/O                     | I/O                     | I/O                     |
| 15                | I/O                     | I/O                     | I/O                     | I/O                     |
| 16                | I/O                     | I/O                     | I/O                     | I/O                     |
| 17                | I/O                     | I/O                     | I/O                     | I/O                     |
| 18                | GND                     | I/O                     | I/O                     | I/O                     |
| 19                | GND                     | I/O                     | I/O                     | I/O                     |
| 20                | I/O                     | I/O                     | I/O                     | I/O                     |
| 21                | I/O                     | I/O                     | I/O                     | I/O                     |
| 22                | I/O                     | VCCA                    | VCCI                    | VCCI                    |
| 23                | I/O                     | VCCI                    | VCCA                    | VCCA                    |
| 24                | I/O                     | I/O                     | I/O                     | I/O                     |
| 25                | VCC                     | I/O                     | I/O                     | I/O                     |
| 26                | VCC                     | I/O                     | I/O                     | I/O                     |
| 27                | I/O                     | I/O                     | I/O                     | I/O                     |
| 28                | I/O                     | GND                     | GND                     | GND                     |
| 29                | I/O                     | I/O                     | I/O                     | I/O                     |
| 30                | I/O                     | I/O                     | I/O                     | I/O                     |
| 31                | I/O                     | I/O                     | I/O                     | I/O                     |
| 32                | I/O                     | I/O                     | I/O                     | I/O                     |
| 33                | VCC                     | I/O                     | I/O                     | I/O                     |
| 34                | I/O                     | I/O                     | I/O                     | TMS, I/O                |
| 35                | I/O                     | I/O                     | I/O                     | TDI, I/O                |
| 36                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 37                | I/O                     | I/O                     | I/O                     | I/O                     |
| 38                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 39                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 40                | GND                     | I/O                     | I/O                     | I/O                     |
| 41                | I/O                     | I/O                     | I/O                     | I/O                     |
| 42                | I/O                     | I/O                     | I/O                     | I/O                     |
| 43                | I/O                     | VCCA                    | VCCA                    | VCCA                    |
| 44                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 45                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 46                | VCC                     | I/O                     | I/O                     | WD, I/O                 |

**Table 51 • PQ144**

| <b>PQ144</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| 43                | I/O                     |
| 44                | GNDQ                    |
| 45                | GNDI                    |
| 46                | NC                      |
| 47                | I/O                     |
| 48                | I/O                     |
| 49                | I/O                     |
| 50                | I/O                     |
| 51                | I/O                     |
| 52                | I/O                     |
| 53                | I/O                     |
| 54                | VCC                     |
| 55                | VCCI                    |
| 56                | NC                      |
| 57                | I/O                     |
| 58                | I/O                     |
| 59                | I/O                     |
| 60                | I/O                     |
| 61                | I/O                     |
| 62                | I/O                     |
| 63                | I/O                     |
| 64                | GND                     |
| 65                | GNDI                    |
| 66                | I/O                     |
| 67                | I/O                     |
| 68                | I/O                     |
| 69                | I/O                     |
| 70                | I/O                     |
| 71                | SDO                     |
| 72                | I/O                     |
| 73                | I/O                     |
| 74                | I/O                     |
| 75                | I/O                     |
| 76                | I/O                     |
| 77                | I/O                     |
| 78                | I/O                     |
| 79                | GNDQ                    |

**Table 53 • PQ208**

| <b>PQ208</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> | <b>A42MX36 Function</b> |
| 169               | I/O                     | WD, I/O                 | WD, I/O                 |
| 170               | I/O                     | I/O                     | I/O                     |
| 171               | NC                      | I/O                     | QCLKD, I/O              |
| 172               | I/O                     | I/O                     | I/O                     |
| 173               | I/O                     | I/O                     | I/O                     |
| 174               | I/O                     | I/O                     | I/O                     |
| 175               | I/O                     | I/O                     | I/O                     |
| 176               | I/O                     | WD, I/O                 | WD, I/O                 |
| 177               | I/O                     | WD, I/O                 | WD, I/O                 |
| 178               | PRA, I/O                | PRA, I/O                | PRA, I/O                |
| 179               | I/O                     | I/O                     | I/O                     |
| 180               | CLKA, I/O               | CLKA, I/O               | CLKA, I/O               |
| 181               | NC                      | I/O                     | I/O                     |
| 182               | NC                      | VCCI                    | VCCI                    |
| 183               | VCCA                    | VCCA                    | VCCA                    |
| 184               | GND                     | GND                     | GND                     |
| 185               | I/O                     | I/O                     | I/O                     |
| 186               | CLKB, I/O               | CLKB, I/O               | CLKB, I/O               |
| 187               | I/O                     | I/O                     | I/O                     |
| 188               | PRB, I/O                | PRB, I/O                | PRB, I/O                |
| 189               | I/O                     | I/O                     | I/O                     |
| 190               | I/O                     | WD, I/O                 | WD, I/O                 |
| 191               | I/O                     | WD, I/O                 | WD, I/O                 |
| 192               | I/O                     | I/O                     | I/O                     |
| 193               | NC                      | I/O                     | I/O                     |
| 194               | NC                      | WD, I/O                 | WD, I/O                 |
| 195               | NC                      | WD, I/O                 | WD, I/O                 |
| 196               | I/O                     | I/O                     | QCLKC, I/O              |
| 197               | NC                      | I/O                     | I/O                     |
| 198               | I/O                     | I/O                     | I/O                     |
| 199               | I/O                     | I/O                     | I/O                     |
| 200               | I/O                     | I/O                     | I/O                     |
| 201               | NC                      | I/O                     | I/O                     |
| 202               | VCCI                    | VCCI                    | VCCI                    |
| 203               | I/O                     | WD, I/O                 | WD, I/O                 |
| 204               | I/O                     | WD, I/O                 | WD, I/O                 |
| 205               | I/O                     | I/O                     | I/O                     |

**Table 57 • TQ176**

| <b>TQ176</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 47                | I/O                     | I/O                     | TDI, I/O                |
| 48                | I/O                     | I/O                     | I/O                     |
| 49                | I/O                     | I/O                     | WD, I/O                 |
| 50                | I/O                     | I/O                     | WD, I/O                 |
| 51                | I/O                     | I/O                     | I/O                     |
| 52                | NC                      | VCCI                    | VCCI                    |
| 53                | I/O                     | I/O                     | I/O                     |
| 54                | NC                      | I/O                     | I/O                     |
| 55                | NC                      | I/O                     | WD, I/O                 |
| 56                | I/O                     | I/O                     | WD, I/O                 |
| 57                | NC                      | NC                      | I/O                     |
| 58                | I/O                     | I/O                     | I/O                     |
| 59                | I/O                     | I/O                     | WD, I/O                 |
| 60                | I/O                     | I/O                     | WD, I/O                 |
| 61                | NC                      | I/O                     | I/O                     |
| 62                | I/O                     | I/O                     | I/O                     |
| 63                | I/O                     | I/O                     | I/O                     |
| 64                | NC                      | I/O                     | I/O                     |
| 65                | I/O                     | I/O                     | I/O                     |
| 66                | NC                      | I/O                     | I/O                     |
| 67                | GND                     | GND                     | GND                     |
| 68                | VCCA                    | VCCA                    | VCCA                    |
| 69                | I/O                     | I/O                     | WD, I/O                 |
| 70                | I/O                     | I/O                     | WD, I/O                 |
| 71                | I/O                     | I/O                     | I/O                     |
| 72                | I/O                     | I/O                     | I/O                     |
| 73                | I/O                     | I/O                     | I/O                     |
| 74                | NC                      | I/O                     | I/O                     |
| 75                | I/O                     | I/O                     | I/O                     |
| 76                | I/O                     | I/O                     | I/O                     |
| 77                | NC                      | NC                      | WD, I/O                 |
| 78                | NC                      | I/O                     | WD, I/O                 |
| 79                | I/O                     | I/O                     | I/O                     |
| 80                | NC                      | I/O                     | I/O                     |
| 81                | I/O                     | I/O                     | I/O                     |
| 82                | NC                      | VCCI                    | VCCI                    |
| 83                | I/O                     | I/O                     | I/O                     |

**Table 62 • CQ172**

|    |        |
|----|--------|
| 21 | I/O    |
| 22 | GND    |
| 23 | VCCI   |
| 24 | VSV    |
| 25 | I/O    |
| 26 | I/O    |
| 27 | VCC    |
| 28 | I/O    |
| 29 | I/O    |
| 30 | I/O    |
| 31 | I/O    |
| 32 | GND    |
| 33 | I/O    |
| 34 | I/O    |
| 35 | I/O    |
| 36 | I/O    |
| 37 | GND    |
| 38 | I/O    |
| 39 | I/O    |
| 40 | I/O    |
| 41 | I/O    |
| 42 | I/O    |
| 43 | I/O    |
| 44 | BININ  |
| 45 | BINOUT |
| 46 | I/O    |
| 47 | I/O    |
| 48 | I/O    |
| 49 | I/O    |
| 50 | VCCI   |
| 51 | I/O    |
| 52 | I/O    |
| 53 | I/O    |
| 54 | I/O    |
| 55 | GND    |
| 56 | I/O    |
| 57 | I/O    |
| 58 | I/O    |
| 59 | I/O    |