



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | -                                                                                                                                                               |
| Number of I/O                  | 72                                                                                                                                                              |
| Number of Gates                | 24000                                                                                                                                                           |
| Voltage - Supply               | 3V ~ 3.6V, 4.5V ~ 5.5V                                                                                                                                          |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | -40°C ~ 125°C (TA)                                                                                                                                              |
| Package / Case                 | 84-LCC (J-Lead)                                                                                                                                                 |
| Supplier Device Package        | 84-PLCC (29.31x29.31)                                                                                                                                           |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-plg84a">https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-plg84a</a> |


**Table 1 • Product profile**

| <b>Device</b>                   | <b>A40MX02</b> | <b>A40MX04</b> | <b>A42MX09</b> | <b>A42MX16</b> | <b>A42MX24</b> | <b>A42MX36</b> |
|---------------------------------|----------------|----------------|----------------|----------------|----------------|----------------|
| <b>Maximum Flip-Flops</b>       | 147            | 273            | 516            | 928            | 1,410          | 1,822          |
| <b>Clocks</b>                   | 1              | 1              | 2              | 2              | 2              | 6              |
| <b>User I/O (maximum)</b>       | 57             | 69             | 104            | 140            | 176            | 202            |
| <b>PCI</b>                      | –              | –              | –              | –              | Yes            | Yes            |
| <b>Boundary Scan Test (BST)</b> | –              | –              | –              | –              | Yes            | Yes            |
| Packages (by pin count)         |                |                |                |                |                |                |
| PLCC                            | 44, 68         | 44, 68, 84     | 84             | 84             | 84             | –              |
| PQFP                            | 100            | 100            | 100, 144, 160  | 100, 160, 208  | 160, 208       | 208, 240       |
| VQFP                            | 80             | 80             | 100            | 100            | –              | –              |
| TQFP                            | –              | –              | 176            | 176            | 176            | –              |
| CQFP                            | –              | –              | –              | 172            | –              | 208, 256       |
| PBGA                            | –              | –              | –              | –              | –              | 272            |
| CPGA                            | –              | –              | 132            | –              | –              | –              |

## 2.3 Ordering Information

The following figure shows ordering information. All the following tables show plastic and ceramic device resources, temperature and speed grade offerings.

**Figure 1 • Ordering Information**



### 3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200  $\mu$ s to allow for charge pumps to power up, and device initialization will begin.

## 3.4 Power Dissipation

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

### 3.4.1 General Power Equation

$$P = [ICC_{standby} + ICC_{active}] * V_{CCI} + IOL * VOL * N + IOH * (V_{CCI} - VOH) * M$$

EQ 1

where:

- $ICC_{standby}$  is the current flowing when no inputs or outputs are changing.
- $ICC_{active}$  is the current flowing due to CMOS switching.
- $IOL$ ,  $IOH$  are TTL sink/source currents.
- $VOL$ ,  $VOH$  are TTL level output voltages.
- $N$  equals the number of outputs driving TTL loads to  $VOL$ .
- $M$  equals the number of outputs driving TTL loads to  $VOH$ .

Accurate values for  $N$  and  $M$  are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

### 3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

### 3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

$$\text{Power}(\mu\text{W}) = C_{EQ} * V_{CCA}^2 * F(1)$$


EQ 2

where:

- $C_{EQ}$  = Equivalent capacitance expressed in picofarads (pF)

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

**Figure 14 • 42MX IEEE 1149.1 Boundary Scan Circuitry**



**Table 9 • Test Access Port Descriptions**

| Port                      | Description                                                                                                                                                                                                                                               |
|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TMS<br>(Test Mode Select) | Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK).                                                                                                                                          |
| TCK<br>(Test Clock Input) | Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz. |
| TDI<br>(Test Data Input)  | Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock.                                                                                                                                                  |
| TDO<br>(Test Data Output) | Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress.                                                                                            |

**Table 10 • Supported BST Public Instructions**

| Instruction    | IR Code (IR2.IR0) | Instruction Type | Description                                                                                                                                                            |
|----------------|-------------------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EXTEST         | 000               | Mandatory        | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. |
| SAMPLE/PRELOAD | 001               | Mandatory        | Allows a snapshot of the signals at the device pins to be captured and examined during operation                                                                       |
| HIGH Z         | 101               | Optional         | Tristates all I/Os to allow external signals to drive pins. See the IEEE Standard 1149.1 specification.                                                                |
| CLAMP          | 110               | Optional         | Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. See the IEEE Standard 1149.1 specification for details.           |
| BYPASS         | 111               | Mandatory        | Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain.                      |

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at [www.microsemi.com/soc/products/software/libero/default.aspx](http://www.microsemi.com/soc/products/software/libero/default.aspx) for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

### 3.6.1 Application Notes

- *AC278: BSDL Files Format Description*
- *AC225: Programming Antifuse Devices*
- *AC168: Implementation of Security in Microsemi Antifuse FPGAs*

### 3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

### 3.6.3 Miscellaneous

*Libero IDE Flow Diagram*

## 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

**Table 12 • Absolute Maximum Ratings for 40MX Devices\***

| Symbol           | Parameter           | Limits          | Units |
|------------------|---------------------|-----------------|-------|
| VCC              | DC Supply Voltage   | −0.5 to +7.0    | V     |
| VI               | Input Voltage       | −0.5 to VCC+0.5 | V     |
| VO               | Output Voltage      | −0.5 to VCC+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature | −65 to +150     | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 13 • Absolute Maximum Ratings for 42MX Devices\***

| Symbol           | Parameter                   | Limits           | Units |
|------------------|-----------------------------|------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | −0.5 to +7.0     | V     |
| VCCA             | DC Supply Voltage for Array | −0.5 to +7.0     | V     |
| VI               | Input Voltage               | −0.5 to VCCI+0.5 | V     |
| VO               | Output Voltage              | −0.5 to VCCI+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | −65 to +150      | °C    |

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                          |                     | –3 Speed   |      | –2 Speed   |      | –1 Speed   |      | Std Speed    |      | –F Speed     |      | Units |
|----------------------------------------------------|--------------------------|---------------------|------------|------|------------|------|------------|------|--------------|------|--------------|------|-------|
|                                                    |                          |                     | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.         | Max. | Min.         | Max. |       |
| Input Module Predicted Routing Delays <sup>1</sup> |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay     |                     | 2.9        |      | 3.3        |      | 3.8        |      | 4.5          |      | 6.3          |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay     |                     | 3.6        |      | 4.2        |      | 4.8        |      | 5.6          |      | 7.8          |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay     |                     | 4.4        |      | 5.0        |      | 5.7        |      | 6.7          |      | 9.4          |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay     |                     | 5.1        |      | 5.9        |      | 6.7        |      | 7.8          |      | 11.0         |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay     |                     | 8.0        |      | 9.3        |      | 10.5       |      | 12.4         |      | 17.2         |      | ns    |
| Global Clock Network                               |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH        | FO = 16<br>FO = 128 | 6.4<br>6.4 |      | 7.4<br>7.4 |      | 8.4<br>8.4 |      | 9.9<br>9.9   |      | 13.8<br>13.8 |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW        | FO = 16<br>FO = 128 | 6.8<br>6.8 |      | 7.8<br>7.8 |      | 8.9<br>8.9 |      | 10.4<br>10.4 |      | 14.6<br>14.6 |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH | FO = 16<br>FO = 128 | 3.1<br>3.3 |      | 3.6<br>3.8 |      | 4.1<br>4.3 |      | 4.8<br>5.1   |      | 6.7<br>7.1   |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW  | FO = 16<br>FO = 128 | 3.1<br>3.3 |      | 3.6<br>3.8 |      | 4.1<br>4.3 |      | 4.8<br>5.1   |      | 6.7<br>7.1   |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew             | FO = 16<br>FO = 128 | 0.6<br>0.8 |      | 0.6<br>0.9 |      | 0.7<br>1.0 |      | 0.8<br>1.2   |      | 1.2<br>1.6   |      | ns    |
| t <sub>P</sub>                                     | Minimum Period           | FO = 16<br>FO = 128 | 6.5<br>6.8 |      | 7.5<br>7.8 |      | 8.5<br>8.9 |      | 10.1<br>10.4 |      | 14.1<br>14.6 |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency        | FO = 16<br>FO = 128 | 113<br>109 |      | 105<br>101 |      | 96<br>92   |      | 83<br>80     |      | 50<br>48     |      | MHz   |
| TTL Output Module Timing <sup>4</sup>              |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>DLH</sub>                                   | Data-to-Pad HIGH         |                     | 4.7        |      | 5.4        |      | 6.1        |      | 7.2          |      | 10.0         |      | ns    |
| t <sub>DHL</sub>                                   | Data-to-Pad LOW          |                     | 5.6        |      | 6.4        |      | 7.3        |      | 8.6          |      | 12.0         |      | ns    |
| t <sub>ENZH</sub>                                  | Enable Pad Z to HIGH     |                     | 5.2        |      | 6.0        |      | 6.9        |      | 8.1          |      | 11.3         |      | ns    |
| t <sub>ENZL</sub>                                  | Enable Pad Z to LOW      |                     | 6.6        |      | 7.6        |      | 8.6        |      | 10.1         |      | 14.1         |      | ns    |
| t <sub>ENHZ</sub>                                  | Enable Pad HIGH to Z     |                     | 11.1       |      | 12.8       |      | 14.5       |      | 17.1         |      | 23.9         |      | ns    |
| t <sub>ENLZ</sub>                                  | Enable Pad LOW to Z      |                     | 8.2        |      | 9.5        |      | 10.7       |      | 12.6         |      | 17.7         |      | ns    |
| d <sub>TLH</sub>                                   | Delta LOW to HIGH        |                     | 0.03       |      | 0.03       |      | 0.04       |      | 0.04         |      | 0.06         |      | ns/pF |
| d <sub>THL</sub>                                   | Delta HIGH to LOW        |                     | 0.04       |      | 0.04       |      | 0.05       |      | 0.06         |      | 0.08         |      | ns/pF |

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                      | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|----------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                      | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>4</sup> |                      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH     |          | 5.5  |          | 6.4  |          | 7.2  |           | 8.5  |          | 11.9 | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW      |          | 4.8  |          | 5.5  |          | 6.2  |           | 7.3  |          | 10.2 | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH |          | 4.7  |          | 5.5  |          | 6.2  |           | 7.3  |          | 10.2 | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW  |          | 6.8  |          | 7.9  |          | 8.9  |           | 10.5 |          | 14.7 | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z |          | 11.1 |          | 12.8 |          | 14.5 |           | 17.1 |          | 23.9 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z  |          | 8.2  |          | 9.5  |          | 10.7 |           | 12.6 |          | 17.7 | ns    |
| d <sub>TLH</sub>                       | Delta LOW to HIGH    |          | 0.05 |          | 0.05 |          | 0.06 |           | 0.07 |          | 0.10 | ns/pF |
| d <sub>THL</sub>                       | Delta HIGH to LOW    |          | 0.03 |          | 0.03 |          | 0.04 |           | 0.04 |          | 0.06 | ns/pF |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading.

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                            | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|--------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                            | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays <sup>1</sup>       |                                            |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                              |          | 1.2  |          | 1.3  |          | 1.5  |           | 1.8  |          | 2.5  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q                      |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                               |          | 1.2  |          | 1.4  |          | 1.6  |           | 1.8  |          | 2.6  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q               |          | 1.2  |          | 1.6  |          | 1.8  |           | 2.1  |          | 2.9  | ns    |
| Logic Module Predicted Routing Delays <sup>2</sup> |                                            |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay                       |          | 0.7  |          | 0.8  |          | 0.9  |           | 1.0  |          | 1.4  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay                       |          | 0.9  |          | 1.0  |          | 1.2  |           | 1.4  |          | 1.9  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay                       |          | 1.2  |          | 1.3  |          | 1.5  |           | 1.7  |          | 2.4  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay                       |          | 1.4  |          | 1.5  |          | 1.7  |           | 2.0  |          | 2.9  | ns    |
| t <sub>RD8</sub>                                   | FO = 8 Routing Delay                       |          | 2.3  |          | 2.6  |          | 2.9  |           | 3.4  |          | 4.8  | ns    |
| Logic Module Sequential Timing <sup>3, 4</sup>     |                                            |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                   | Flip-Flop (Latch) Data Input Set-Up        | 0.3      |      | 0.4      |      | 0.4      |      | 0.5       |      | 0.7      |      | ns    |
| t <sub>HD</sub>                                    | Flip-Flop (Latch) Data Input Hold          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>SUENA</sub>                                 | Flip-Flop (Latch) Enable Set-Up            | 0.4      |      | 0.5      |      | 0.5      |      | 0.6       |      | 0.8      |      | ns    |
| t <sub>HENA</sub>                                  | Flip-Flop (Latch) Enable Hold              | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>WCLKA</sub>                                 | Flip-Flop (Latch) Clock Active Pulse Width | 3.4      |      | 3.8      |      | 4.3      |      | 5.0       |      | 7.0      |      | ns    |

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                               |                                               | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|-------------------------------------------------------|-----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                       |                                               | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>RD4</sub>                                      | FO = 4 Routing Delay                          | 1.9      |      | 2.1      |      | 2.4      |      | 2.9       |      | 4.0      |      | ns    |
| t <sub>RD8</sub>                                      | FO = 8 Routing Delay                          | 3.2      |      | 3.6      |      | 4.1      |      | 4.8       |      | 6.7      |      | ns    |
| <b>Logic Module Sequential Timing <sup>3, 4</sup></b> |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                      | Flip-Flop (Latch) Data Input Set-Up           | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 0.9      |      | ns    |
| t <sub>HD</sub>                                       | Flip-Flop (Latch) Data Input Hold             | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>SUENA</sub>                                    | Flip-Flop (Latch) Enable Set-Up               | 0.6      |      | 0.6      |      | 0.7      |      | 0.8       |      | 1.2      |      | ns    |
| t <sub>HENA</sub>                                     | Flip-Flop (Latch) Enable Hold                 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>WCLKA</sub>                                    | Flip-Flop (Latch)<br>Clock Active Pulse Width | 4.7      |      | 5.3      |      | 6.0      |      | 7.0       |      | 9.8      |      | ns    |
| t <sub>WASYN</sub>                                    | Flip-Flop (Latch)<br>Asynchronous Pulse Width | 6.2      |      | 6.9      |      | 7.8      |      | 9.2       |      | 12.9     |      | ns    |
| t <sub>A</sub>                                        | Flip-Flop Clock Input Period                  | 5.0      |      | 5.6      |      | 6.2      |      | 7.1       |      | 9.9      |      | ns    |
| t <sub>INH</sub>                                      | Input Buffer Latch Hold                       | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                                     | Input Buffer Latch Set-Up                     | 0.3      |      | 0.3      |      | 0.3      |      | 0.4       |      | 0.6      |      | ns    |
| t <sub>OUTH</sub>                                     | Output Buffer Latch Hold                      | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>OUTSU</sub>                                    | Output Buffer Latch Set-Up                    | 0.3      |      | 0.3      |      | 0.3      |      | 0.4       |      | 0.6      |      | ns    |
| f <sub>MAX</sub>                                      | Flip-Flop (Latch) Clock Frequency             | 161      |      | 146      |      | 135      |      | 117       |      | 70       |      | MHz   |

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                                                       |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|-------------------------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                                                       |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>PWL</sub>                       | Minimum Pulse Width LOW                               | FO = 32  | 5.3      |      | 5.9      |      | 6.7      |      | 7.8       |      | 11.0     |      | ns    |
|                                        |                                                       | FO = 384 | 6.2      |      | 6.9      |      | 7.9      |      | 9.2       |      | 12.9     |      | ns    |
| t <sub>CKSW</sub>                      | Maximum Skew                                          | FO = 32  |          | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns    |
|                                        |                                                       | FO = 384 |          | 2.2  |          | 2.4  |          | 2.7  |           | 3.2  |          | 4.5  | ns    |
| t <sub>SUEXT</sub>                     | Input Latch External Set-Up                           | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                        |                                                       | FO = 384 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                      | Input Latch External Hold                             | FO = 32  | 3.9      |      | 4.3      |      | 4.9      |      | 5.7       |      | 8.0      |      | ns    |
|                                        |                                                       | FO = 384 | 4.5      |      | 4.9      |      | 5.6      |      | 6.6       |      | 9.2      |      | ns    |
| t <sub>p</sub>                         | Minimum Period                                        | FO = 32  | 7.0      |      | 7.8      |      | 8.4      |      | 9.7       |      | 16.2     |      | ns    |
|                                        |                                                       | FO = 384 | 7.7      |      | 8.6      |      | 9.3      |      | 10.7      |      | 17.8     |      | ns    |
| f <sub>MAX</sub>                       | Maximum Frequency                                     | FO = 32  |          | 142  |          | 129  |          | 119  |           | 103  |          | 62   | MHz   |
|                                        |                                                       | FO = 384 |          | 129  |          | 117  |          | 108  |           | 94   |          | 56   | MHz   |
| TTL Output Module Timing <sup>5</sup>  |                                                       |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                                      |          |          | 3.5  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                                       |          |          | 4.1  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.6  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                                  |          |          | 3.8  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                                   |          |          | 4.2  |          | 4.6  |          | 5.3  |           | 6.2  |          | 8.7  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                                  |          |          | 7.6  |          | 8.4  |          | 9.5  |           | 11.2 |          | 15.7 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                                   |          |          | 7.0  |          | 7.8  |          | 8.8  |           | 10.4 |          | 14.5 | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                         |          |          | 4.8  |          | 5.3  |          | 6.0  |           | 7.2  |          | 10.0 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                          |          |          | 4.8  |          | 5.3  |          | 6.0  |           | 7.2  |          | 10.0 | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |          |          | 8.0  |          | 8.9  |          | 10.1 |           | 11.9 |          | 16.7 | ns    |
| t <sub>ACO</sub>                       | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading     |          |          | 11.3 |          | 12.5 |          | 14.2 |           | 16.7 |          | 23.3 | ns    |
| d <sub>TLH</sub>                       | Capacitive Loading, LOW to HIGH                       |          |          | 0.04 |          | 0.04 |          | 0.05 |           | 0.06 |          | 0.08 | ns/pF |
| d <sub>THL</sub>                       | Capacitive Loading, HIGH to LOW                       |          |          | 0.05 |          | 0.05 |          | 0.06 |           | 0.07 |          | 0.10 | ns/pF |
| CMOS Output Module Timing <sup>5</sup> |                                                       |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                                      |          |          | 4.5  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.3  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                                       |          |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                                  |          |          | 3.8  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                                   |          |          | 4.2  |          | 4.6  |          | 5.3  |           | 6.2  |          | 8.7  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                                  |          |          | 7.6  |          | 8.4  |          | 9.5  |           | 11.2 |          | 15.7 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                                   |          |          | 7.0  |          | 7.8  |          | 8.8  |           | 10.4 |          | 14.5 | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                         |          |          | 7.1  |          | 7.9  |          | 8.9  |           | 10.5 |          | 14.7 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                          |          |          | 7.1  |          | 7.9  |          | 8.9  |           | 10.5 |          | 14.7 | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |          |          | 8.0  |          | 8.9  |          | 10.1 |           | 11.9 |          | 16.7 | ns    |

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                                          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|------------------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                                  | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>ACO</sub> Array Latch Clock-to-Out<br>(Pad-to-Pad) 32 I/O |          | 10.9 |          | 12.1 |          | 13.7 |           | 16.1 |          | 22.5 | ns    |
| d <sub>TLH</sub> Capacitive Loading, LOW to HIGH                 |          | 0.10 |          | 0.11 |          | 0.12 |           | 0.14 |          | 0.20 | ns/pF |
| d <sub>THL</sub> Capacitive Loading, HIGH to LOW                 |          | 0.10 |          | 0.11 |          | 0.12 |           | 0.14 |          | 0.20 | ns/pF |
| <b>CMOS Output Module Timing<sup>5</sup></b>                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub> Data-to-Pad HIGH                                |          | 4.9  |          | 5.5  |          | 6.2  |           | 7.3  |          | 10.3 | ns    |
| t <sub>DHL</sub> Data-to-Pad LOW                                 |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  | ns    |
| t <sub>ENZH</sub> Enable Pad Z to HIGH                           |          | 3.7  |          | 4.1  |          | 4.7  |           | 5.5  |          | 7.7  | ns    |
| t <sub>ENZL</sub> Enable Pad Z to LOW                            |          | 4.1  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.5  | ns    |
| t <sub>ENHZ</sub> Enable Pad HIGH to Z                           |          | 7.4  |          | 8.2  |          | 9.3  |           | 10.9 |          | 15.3 | ns    |
| t <sub>ENLZ</sub> Enable Pad LOW to Z                            |          | 6.9  |          | 7.6  |          | 8.7  |           | 10.2 |          | 14.3 | ns    |
| t <sub>GLH</sub> G-to-Pad HIGH                                   |          | 7.0  |          | 7.8  |          | 8.9  |           | 10.4 |          | 14.6 | ns    |
| t <sub>GHL</sub> G-to-Pad LOW                                    |          | 7.0  |          | 7.8  |          | 8.9  |           | 10.4 |          | 14.6 | ns    |
| t <sub>LSU</sub> I/O Latch Set-Up                                | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>LH</sub> I/O Latch Hold                                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub> I/O Latch Clock-to-Out<br>(Pad-to-Pad) 32 I/O   |          | 7.9  |          | 8.8  |          | 10.0 |           | 11.8 |          | 16.5 | ns    |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

## 3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

### CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

### DCLK, I/O Diagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### GND, Ground

Input LOW supply voltage.


### I/O, Input/Output

**Table 47 • PL44**

| <b>PL44</b>       |                         |                         |
|-------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> |
| 21                | GND                     | GND                     |
| 22                | I/O                     | I/O                     |
| 23                | I/O                     | I/O                     |
| 24                | I/O                     | I/O                     |
| 25                | VCC                     | VCC                     |
| 26                | I/O                     | I/O                     |
| 27                | I/O                     | I/O                     |
| 28                | I/O                     | I/O                     |
| 29                | I/O                     | I/O                     |
| 30                | I/O                     | I/O                     |
| 31                | I/O                     | I/O                     |
| 32                | GND                     | GND                     |
| 33                | CLK, I/O                | CLK, I/O                |
| 34                | MODE                    | MODE                    |
| 35                | VCC                     | VCC                     |
| 36                | SDI, I/O                | SDI, I/O                |
| 37                | DCLK, I/O               | DCLK, I/O               |
| 38                | PRA, I/O                | PRA, I/O                |
| 39                | PRB, I/O                | PRB, I/O                |
| 40                | I/O                     | I/O                     |
| 41                | I/O                     | I/O                     |
| 42                | I/O                     | I/O                     |
| 43                | GND                     | GND                     |
| 44                | I/O                     | I/O                     |

**Table 49 • PL84**

| <b>PL84</b>       |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 84                | I/O                     | VCCA                    | VCCA                    | VCCA                    |

**Figure 41 • PQ100****Table 50 • PQ 100**

| <b>PQ100</b>      |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
| 1                 | NC                      | NC                      | I/O                     | I/O                     |
| 2                 | NC                      | NC                      | DCLK, I/O               | DCLK, I/O               |
| 3                 | NC                      | NC                      | I/O                     | I/O                     |
| 4                 | NC                      | NC                      | MODE                    | MODE                    |
| 5                 | NC                      | NC                      | I/O                     | I/O                     |
| 6                 | PRB, I/O                | PRB, I/O                | I/O                     | I/O                     |
| 7                 | I/O                     | I/O                     | I/O                     | I/O                     |
| 8                 | I/O                     | I/O                     | I/O                     | I/O                     |
| 9                 | I/O                     | I/O                     | GND                     | GND                     |
| 10                | I/O                     | I/O                     | I/O                     | I/O                     |
| 11                | I/O                     | I/O                     | I/O                     | I/O                     |
| 12                | I/O                     | I/O                     | I/O                     | I/O                     |
| 13                | GND                     | GND                     | I/O                     | I/O                     |
| 14                | I/O                     | I/O                     | I/O                     | I/O                     |
| 15                | I/O                     | I/O                     | I/O                     | I/O                     |
| 16                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 17                | I/O                     | I/O                     | VCCI                    | VCCA                    |
| 18                | I/O                     | I/O                     | I/O                     | I/O                     |

**Table 52 • PQ160**

| <b>PQ160</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 58                | VCCI                    | VCCI                    | VCCI                    |
| 59                | GND                     | GND                     | GND                     |
| 60                | VCCA                    | VCCA                    | VCCA                    |
| 61                | LP                      | LP                      | LP                      |
| 62                | I/O                     | I/O                     | TCK, I/O                |
| 63                | I/O                     | I/O                     | I/O                     |
| 64                | GND                     | GND                     | GND                     |
| 65                | I/O                     | I/O                     | I/O                     |
| 66                | I/O                     | I/O                     | I/O                     |
| 67                | I/O                     | I/O                     | I/O                     |
| 68                | I/O                     | I/O                     | I/O                     |
| 69                | GND                     | GND                     | GND                     |
| 70                | NC                      | I/O                     | I/O                     |
| 71                | I/O                     | I/O                     | I/O                     |
| 72                | I/O                     | I/O                     | I/O                     |
| 73                | I/O                     | I/O                     | I/O                     |
| 74                | I/O                     | I/O                     | I/O                     |
| 75                | NC                      | I/O                     | I/O                     |
| 76                | I/O                     | I/O                     | I/O                     |
| 77                | NC                      | I/O                     | I/O                     |
| 78                | I/O                     | I/O                     | I/O                     |
| 79                | NC                      | I/O                     | I/O                     |
| 80                | GND                     | GND                     | GND                     |
| 81                | I/O                     | I/O                     | I/O                     |
| 82                | SDO, I/O                | SDO, I/O                | SDO, TDO, I/O           |
| 83                | I/O                     | I/O                     | WD, I/O                 |
| 84                | I/O                     | I/O                     | WD, I/O                 |
| 85                | I/O                     | I/O                     | I/O                     |
| 86                | NC                      | VCCI                    | VCCI                    |
| 87                | I/O                     | I/O                     | I/O                     |
| 88                | I/O                     | I/O                     | WD, I/O                 |
| 89                | GND                     | GND                     | GND                     |
| 90                | NC                      | I/O                     | I/O                     |
| 91                | I/O                     | I/O                     | I/O                     |
| 92                | I/O                     | I/O                     | I/O                     |
| 93                | I/O                     | I/O                     | I/O                     |
| 94                | I/O                     | I/O                     | I/O                     |

**Table 53 • PQ208**

| <b>PQ208</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> | <b>A42MX36 Function</b> |
| 132               | VCCI                    | VCCI                    | VCCI                    |
| 133               | VCCA                    | VCCA                    | VCCA                    |
| 134               | I/O                     | I/O                     | I/O                     |
| 135               | I/O                     | I/O                     | I/O                     |
| 136               | VCCA                    | VCCA                    | VCCA                    |
| 137               | I/O                     | I/O                     | I/O                     |
| 138               | I/O                     | I/O                     | I/O                     |
| 139               | I/O                     | I/O                     | I/O                     |
| 140               | I/O                     | I/O                     | I/O                     |
| 141               | NC                      | I/O                     | I/O                     |
| 142               | I/O                     | I/O                     | I/O                     |
| 143               | I/O                     | I/O                     | I/O                     |
| 144               | I/O                     | I/O                     | I/O                     |
| 145               | I/O                     | I/O                     | I/O                     |
| 146               | NC                      | I/O                     | I/O                     |
| 147               | NC                      | I/O                     | I/O                     |
| 148               | NC                      | I/O                     | I/O                     |
| 149               | NC                      | I/O                     | I/O                     |
| 150               | GND                     | GND                     | GND                     |
| 151               | I/O                     | I/O                     | I/O                     |
| 152               | I/O                     | I/O                     | I/O                     |
| 153               | I/O                     | I/O                     | I/O                     |
| 154               | I/O                     | I/O                     | I/O                     |
| 155               | I/O                     | I/O                     | I/O                     |
| 156               | I/O                     | I/O                     | I/O                     |
| 157               | GND                     | GND                     | GND                     |
| 158               | I/O                     | I/O                     | I/O                     |
| 159               | SDI, I/O                | SDI, I/O                | SDI, I/O                |
| 160               | I/O                     | I/O                     | I/O                     |
| 161               | I/O                     | WD, I/O                 | WD, I/O                 |
| 162               | I/O                     | WD, I/O                 | WD, I/O                 |
| 163               | I/O                     | I/O                     | I/O                     |
| 164               | VCCI                    | VCCI                    | VCCI                    |
| 165               | NC                      | I/O                     | I/O                     |
| 166               | NC                      | I/O                     | I/O                     |
| 167               | I/O                     | I/O                     | I/O                     |
| 168               | I/O                     | WD, I/O                 | WD, I/O                 |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 163               | WD, I/O                 |
| 164               | WD, I/O                 |
| 165               | I/O                     |
| 166               | QCLKA, I/O              |
| 167               | I/O                     |
| 168               | I/O                     |
| 169               | I/O                     |
| 170               | I/O                     |
| 171               | I/O                     |
| 172               | VCCI                    |
| 173               | I/O                     |
| 174               | WD, I/O                 |
| 175               | WD, I/O                 |
| 176               | I/O                     |
| 177               | I/O                     |
| 178               | TDI, I/O                |
| 179               | TMS, I/O                |
| 180               | GND                     |
| 181               | VCCA                    |
| 182               | GND                     |
| 183               | I/O                     |
| 184               | I/O                     |
| 185               | I/O                     |
| 186               | I/O                     |
| 187               | I/O                     |
| 188               | I/O                     |
| 189               | I/O                     |
| 190               | I/O                     |
| 191               | I/O                     |
| 192               | VCCI                    |
| 193               | I/O                     |
| 194               | I/O                     |
| 195               | I/O                     |
| 196               | I/O                     |
| 197               | I/O                     |
| 198               | I/O                     |
| 199               | I/O                     |

Table 54 • PQ240

| PQ240      |                  |
|------------|------------------|
| Pin Number | A42MX36 Function |
| 237        | GND              |
| 238        | MODE             |
| 239        | VCCA             |
| 240        | GND              |

Figure 46 • VQ80




Table 55 • VQ80

| VQ80       |                  |                  |
|------------|------------------|------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 1          | I/O              | I/O              |
| 2          | NC               | I/O              |
| 3          | NC               | I/O              |
| 4          | NC               | I/O              |
| 5          | I/O              | I/O              |
| 6          | I/O              | I/O              |
| 7          | GND              | GND              |
| 8          | I/O              | I/O              |
| 9          | I/O              | I/O              |
| 10         | I/O              | I/O              |
| 11         | I/O              | I/O              |
| 12         | I/O              | I/O              |

**Table 55 • VQ80**

| <b>VQ80</b>       |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A40MX02<br/>Function</b> | <b>A40MX04<br/>Function</b> |
| 49                | I/O                         | I/O                         |
| 50                | CLK, I/O                    | CLK, I/O                    |
| 51                | I/O                         | I/O                         |
| 52                | MODE                        | MODE                        |
| 53                | VCC                         | VCC                         |
| 54                | NC                          | I/O                         |
| 55                | NC                          | I/O                         |
| 56                | NC                          | I/O                         |
| 57                | SDI, I/O                    | SDI, I/O                    |
| 58                | DCLK, I/O                   | DCLK, I/O                   |
| 59                | PRA, I/O                    | PRA, I/O                    |
| 60                | NC                          | NC                          |
| 61                | PRB, I/O                    | PRB, I/O                    |
| 62                | I/O                         | I/O                         |
| 63                | I/O                         | I/O                         |
| 64                | I/O                         | I/O                         |
| 65                | I/O                         | I/O                         |
| 66                | I/O                         | I/O                         |
| 67                | I/O                         | I/O                         |
| 68                | GND                         | GND                         |
| 69                | I/O                         | I/O                         |
| 70                | I/O                         | I/O                         |
| 71                | I/O                         | I/O                         |
| 72                | I/O                         | I/O                         |
| 73                | I/O                         | I/O                         |
| 74                | VCC                         | <b>VCC</b>                  |
| 75                | I/O                         | I/O                         |
| 76                | I/O                         | I/O                         |
| 77                | I/O                         | I/O                         |
| 78                | I/O                         | I/O                         |
| 79                | I/O                         | I/O                         |
| 80                | I/O                         | I/O                         |

**Table 57 • TQ176**

| <b>TQ176</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 47                | I/O                     | I/O                     | TDI, I/O                |
| 48                | I/O                     | I/O                     | I/O                     |
| 49                | I/O                     | I/O                     | WD, I/O                 |
| 50                | I/O                     | I/O                     | WD, I/O                 |
| 51                | I/O                     | I/O                     | I/O                     |
| 52                | NC                      | VCCI                    | VCCI                    |
| 53                | I/O                     | I/O                     | I/O                     |
| 54                | NC                      | I/O                     | I/O                     |
| 55                | NC                      | I/O                     | WD, I/O                 |
| 56                | I/O                     | I/O                     | WD, I/O                 |
| 57                | NC                      | NC                      | I/O                     |
| 58                | I/O                     | I/O                     | I/O                     |
| 59                | I/O                     | I/O                     | WD, I/O                 |
| 60                | I/O                     | I/O                     | WD, I/O                 |
| 61                | NC                      | I/O                     | I/O                     |
| 62                | I/O                     | I/O                     | I/O                     |
| 63                | I/O                     | I/O                     | I/O                     |
| 64                | NC                      | I/O                     | I/O                     |
| 65                | I/O                     | I/O                     | I/O                     |
| 66                | NC                      | I/O                     | I/O                     |
| 67                | GND                     | GND                     | GND                     |
| 68                | VCCA                    | VCCA                    | VCCA                    |
| 69                | I/O                     | I/O                     | WD, I/O                 |
| 70                | I/O                     | I/O                     | WD, I/O                 |
| 71                | I/O                     | I/O                     | I/O                     |
| 72                | I/O                     | I/O                     | I/O                     |
| 73                | I/O                     | I/O                     | I/O                     |
| 74                | NC                      | I/O                     | I/O                     |
| 75                | I/O                     | I/O                     | I/O                     |
| 76                | I/O                     | I/O                     | I/O                     |
| 77                | NC                      | NC                      | WD, I/O                 |
| 78                | NC                      | I/O                     | WD, I/O                 |
| 79                | I/O                     | I/O                     | I/O                     |
| 80                | NC                      | I/O                     | I/O                     |
| 81                | I/O                     | I/O                     | I/O                     |
| 82                | NC                      | VCCI                    | VCCI                    |
| 83                | I/O                     | I/O                     | I/O                     |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| C3                | GND                     |
| C4                | I/O                     |
| C5                | WD, I/O                 |
| C6                | I/O                     |
| C7                | QCLKC, I/O              |
| C8                | I/O                     |
| C9                | I/O                     |
| C10               | CLKB                    |
| C11               | PRA, I/O                |
| C12               | WD, I/O                 |
| C13               | I/O                     |
| C14               | QCLKD, I/O              |
| C15               | I/O                     |
| C16               | WD, I/O                 |
| C17               | SDI, I/O                |
| C18               | I/O                     |
| C19               | I/O                     |
| C20               | I/O                     |
| D1                | I/O                     |
| D2                | I/O                     |
| D3                | I/O                     |
| D4                | I/O                     |
| D5                | VCCI                    |
| D6                | I/O                     |
| D7                | I/O                     |
| D8                | VCCA                    |
| D9                | WD, I/O                 |
| D10               | VCCI                    |
| D11               | I/O                     |
| D12               | VCCI                    |
| D13               | I/O                     |
| D14               | VCCI                    |
| D15               | I/O                     |
| D16               | VCCA                    |
| D17               | GND                     |
| D18               | I/O                     |
| D19               | I/O                     |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| G12               | VSV                     |
| F13               | I/O                     |
| F12               | I/O                     |
| F11               | I/O                     |
| F10               | I/O                     |
| E13               | I/O                     |
| D13               | I/O                     |
| D12               | I/O                     |
| C13               | I/O                     |
| B13               | I/O                     |
| D11               | I/O                     |
| C12               | I/O                     |
| A13               | I/O                     |
| C11               | I/O                     |
| B12               | SDI                     |
| B11               | I/O                     |
| C10               | I/O                     |
| A12               | I/O                     |
| A11               | I/O                     |
| B10               | I/O                     |
| D8                | I/O                     |
| A10               | I/O                     |
| C8                | I/O                     |
| A9                | I/O                     |
| B8                | PRBA                    |
| A8                | I/O                     |
| B7                | CLKA                    |
| A7                | I/O                     |
| B6                | CLKB                    |
| A6                | I/O                     |
| C6                | PRBB                    |
| A5                | I/O                     |
| D6                | I/O                     |
| A4                | I/O                     |
| B4                | I/O                     |
| A3                | I/O                     |
| C4                | I/O                     |