



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-pq160m



Power Matters.™

Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.



Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Table 1 • Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Maximum Flip-Flops	147	273	516	928	1,410	1,822
Clocks	1	1	2	2	2	6
User I/O (maximum)	57	69	104	140	176	202
PCI	–	–	–	–	Yes	Yes
Boundary Scan Test (BST)	–	–	–	–	Yes	Yes
Packages (by pin count)						
PLCC	44, 68	44, 68, 84	84	84	84	–
PQFP	100	100	100, 144, 160	100, 160, 208	160, 208	208, 240
VQFP	80	80	100	100	–	–
TQFP	–	–	176	176	176	–
CQFP	–	–	–	172	–	208, 256
PBGA	–	–	–	–	–	272
CPGA	–	–	132	–	–	–

Figure 8 • Clock Networks of 42MX Devices

Figure 9 • Quadrant Clock Network of A42MX36 Devices


Note: *QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

3.2.5 MultiPlex I/O Modules

42MX devices feature MultiPlex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500 μ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 14 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	–40 to +85	–55 to +125	°C
VCC (40MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCA (42MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI (42MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V

Note: * Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

3.7.1 5 V TTL Electrical Specifications

The following tables show 5 V TTL electrical specifications.

Table 15 • 5V TTL Electrical Specifications

Symbol	Parameter	Commercial		Commercial -F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH ¹	IOH = –10 mA	2.4		2.4						V
	IOH = –4 mA					3.7		3.7		V
VOL ¹	IOL = 10 mA		0.5	0.5						V
	IOL = 6 mA					0.4		0.4		V
VIL		–0.3	0.8	–0.3	0.8	–0.3	0.8	–0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX) ²		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL	VIN = 0.5 V		–10	–10		–10		–10		μA
IIH	VIN = 2.7 V		–10	–10		–10		–10		μA
Input Transition Time, T_R and T_F			500	500		500		500		ns
C_{IO} I/O Capacitance			10	10		10		10		pF
Standby Current, ICC ³	A40MX02, A40MX04		3	25		10		25		mA
	A42MX09		5	25		25		25		mA
	A42MX16		6	25		25		25		mA
	A42MX24, A42MX36		20	25		25		25		mA
Low power mode Standby Current	42MX devices only		0.5	ICC – 5.0		ICC – 5.0		ICC – 5.0		mA
IIO, I/O source sink current	Can be derived from the <i>IBIS model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html)									

1. Only one output tested at a time. VCC/VCCI = min

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

A sample calculation of the absolute maximum power dissipation allowed for a TQ176 package at commercial temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (^\circ\text{C}) - \text{Max} \cdot \text{ambient temp} \cdot (^\circ\text{C})}{\theta_{ja} (^\circ\text{C}/\text{W})} = \frac{150^\circ\text{C} - 70^\circ\text{C}}{(28^\circ\text{C})/\text{W}} = 2.86\text{W}$$

EQ 5

The maximum power dissipation for military-grade devices is a function of θ_{jc} . A sample calculation of the absolute maximum power dissipation allowed for CQFP 208-pin package at military temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (^\circ\text{C}) - \text{Max} \cdot \text{ambient temp} \cdot (^\circ\text{C})}{\theta_{jc} (^\circ\text{C}/\text{W})} = \frac{150^\circ\text{C} - 125^\circ\text{C}}{(6.3^\circ\text{C})/\text{W}} = 3.97\text{W}$$

EQ 6

Table 27 • Package Thermal Characteristics

Plastic Packages	Pin Count	θ_{jc}	θ_{ja}			Units
			Still Air	1.0 m/s 200 ft/min.	2.5 m/s 500 ft/min.	
Plastic Quad Flat Pack	100	12.0	27.8	23.4	21.2	$^\circ\text{C}/\text{W}$
Plastic Quad Flat Pack	144	10.0	26.2	22.8	21.1	$^\circ\text{C}/\text{W}$
Plastic Quad Flat Pack	160	10.0	26.2	22.8	21.1	$^\circ\text{C}/\text{W}$
Plastic Quad Flat Pack	208	8.0	26.1	22.5	20.8	$^\circ\text{C}/\text{W}$
Plastic Quad Flat Pack	240	8.5	25.6	22.3	20.8	$^\circ\text{C}/\text{W}$
Plastic Leaded Chip Carrier	44	16.0	20.0	24.5	22.0	$^\circ\text{C}/\text{W}$
Plastic Leaded Chip Carrier	68	13.0	25.0	21.0	19.4	$^\circ\text{C}/\text{W}$
Plastic Leaded Chip Carrier	84	12.0	22.5	18.9	17.6	$^\circ\text{C}/\text{W}$
Thin Plastic Quad Flat Pack	176	11.0	24.7	19.9	18.0	$^\circ\text{C}/\text{W}$
Very Thin Plastic Quad Flat Pack	80	12.0	38.2	31.9	29.4	$^\circ\text{C}/\text{W}$
Very Thin Plastic Quad Flat Pack	100	10.0	35.3	29.4	27.1	$^\circ\text{C}/\text{W}$
Plastic Ball Grid Array	272	3.0	18.3	14.9	13.9	$^\circ\text{C}/\text{W}$
Ceramic Packages						
Ceramic Pin Grid Array	132	4.8	25.0	20.6	18.7	$^\circ\text{C}/\text{W}$
Ceramic Quad Flat Pack	208	2.0	22.0	19.8	18.0	$^\circ\text{C}/\text{W}$
Ceramic Quad Flat Pack	256	2.0	20.0	16.5	15.0	$^\circ\text{C}/\text{W}$

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width	4.5		4.9		5.6		6.6		9.2		ns
t _A Flip-Flop Clock Input Period	3.5		3.8		4.3		5.1		7.1		ns
t _{INH} Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{INSU} Input Buffer Latch Set-Up	0.3		0.3		0.4		0.4		0.6		ns
t _{OUTH} Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{OUTSU} Output Buffer Latch Set-Up	0.3		0.3		0.4		0.4		0.6		ns
f _{MAX} Flip-Flop (Latch) Clock Frequency		268		244		224		195		117	MHz

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH	2.4	2.7	3.1	3.6	5.1	ns				
t _{DHL}	Data-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t _{ENZH}	Enable Pad Z to HIGH	2.7	2.9	3.3	3.9	5.5	ns				
t _{ENZL}	Enable Pad Z to LOW	2.9	3.2	3.7	4.3	6.1	ns				
t _{ENHZ}	Enable Pad HIGH to Z	4.9	5.4	6.2	7.3	10.2	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.3	5.9	6.7	7.9	11.1	ns				
t _{GLH}	G-to-Pad HIGH	4.2	4.6	5.2	6.1	8.6	ns				
t _{GHL}	G-to-Pad LOW	4.2	4.6	5.2	6.1	8.6	ns				
t _{LSU}	I/O Latch Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t _{LH}	I/O Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.2	5.8	6.6	7.7	10.8	ns				
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	7.4	8.2	9.3	10.9	15.3	ns				
d _{TLH}	Capacity Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d _{THL}	Capacity Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays¹											
t _{PD1}	Single Module	1.6	1.8	2.1	2.5	3.5	ns				
t _{CO}	Sequential Clock-to-Q	1.8	2.0	2.3	2.7	3.8	ns				
t _{GO}	Latch G-to-Q	1.7	1.9	2.1	2.5	3.5	ns				
t _{RS}	Flip-Flop (Latch) Reset-to-Q	2.0	2.2	2.5	2.9	4.1	ns				
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.0	1.1	1.2	1.4	2.0	ns				
t _{RD2}	FO = 2 Routing Delay	1.3	1.4	1.6	1.9	2.7	ns				
t _{RD3}	FO = 3 Routing Delay	1.6	1.8	2.0	2.4	3.3	ns				

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RD4} FO = 4 Routing Delay	1.9	2.1	2.4	2.9	4.0	ns					
t _{RD8} FO = 8 Routing Delay	3.2	3.6	4.1	4.8	6.7	ns					
Logic Module Sequential Timing^{3, 4}											
t _{SUD} Flip-Flop (Latch) Data Input Set-Up	0.5	0.5	0.6	0.7	0.9	ns					
t _{HD} Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns					
t _{SUENA} Flip-Flop (Latch) Enable Set-Up	0.6	0.6	0.7	0.8	1.2	ns					
t _{HENA} Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	ns					
t _{WCLKA} Flip-Flop (Latch) Clock Active Pulse Width	4.7	5.3	6.0	7.0	9.8	ns					
t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width	6.2	6.9	7.8	9.2	12.9	ns					
t _A Flip-Flop Clock Input Period	5.0	5.6	6.2	7.1	9.9	ns					
t _{INH} Input Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0	ns					
t _{INSU} Input Buffer Latch Set-Up	0.3	0.3	0.3	0.4	0.6	ns					
t _{OUTH} Output Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0	ns					
t _{OUTSU} Output Buffer Latch Set-Up	0.3	0.3	0.3	0.4	0.6	ns					
f _{MAX} Flip-Flop (Latch) Clock Frequency	161	146	135	117	70	MHz					

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description			-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PWL}	Minimum Pulse Width LOW	FO = 32	3.2	3.5	4.0	4.7	6.6	ns					
		FO = 384	3.7	4.1	4.6	5.4	7.6	ns					
t _{CKSW}	Maximum Skew	FO = 32		0.3	0.4	0.4	0.5	0.7	ns				
		FO = 384		0.3	0.4	0.4	0.5	0.7	ns				
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns					
		FO = 384	0.0	0.0	0.0	0.0	0.0	ns					
t _{HEXT}	Input Latch External Hold	FO = 32	2.8	3.1	5.5	4.1	5.7	ns					
		FO = 384	3.2	3.5	4.0	4.7	6.6	ns					
t _P	Minimum Period	FO = 32	4.2	4.67	5.1	5.8	9.7	ns					
		FO = 384	4.6	5.1	5.6	6.4	10.7	ns					
f _{MAX}	Maximum Frequency	FO = 32		237	215	198	172	103	MHz				
		FO = 384		215	195	179	156	94	MHz				

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

Parameter / Description			-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PWL}	Minimum Pulse Width LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns					
		FO = 384	6.2	6.9	7.9	9.2	12.9	ns					
t _{CKSW}	Maximum Skew	FO = 32	0.5	0.5	0.6	0.7	1.0	ns					
		FO = 384	2.2	2.4	2.7	3.2	4.5	ns					
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns					
		FO = 384	0.0	0.0	0.0	0.0	0.0	ns					
t _{HEXT}	Input Latch External Hold	FO = 32	3.9	4.3	4.9	5.7	8.0	ns					
		FO = 384	4.5	4.9	5.6	6.6	9.2	ns					
t _P	Minimum Period	FO = 32	7.0	7.8	8.4	9.7	16.2	ns					
		FO = 384	7.7	8.6	9.3	10.7	17.8	ns					
f _{MAX}	Maximum Frequency	FO = 32	142	129	119	103	62	MHz					
		FO = 384	129	117	108	94	56	MHz					
TTL Output Module Timing⁵													
t _{DLH}	Data-to-Pad HIGH		3.5	3.9	4.4	5.2	7.3	ns					
t _{DHL}	Data-to-Pad LOW		4.1	4.6	5.2	6.1	8.6	ns					
t _{ENZH}	Enable Pad Z to HIGH		3.8	4.2	4.8	5.6	7.8	ns					
t _{ENZL}	Enable Pad Z to LOW		4.2	4.6	5.3	6.2	8.7	ns					
t _{ENHZ}	Enable Pad HIGH to Z		7.6	8.4	9.5	11.2	15.7	ns					
t _{ENLZ}	Enable Pad LOW to Z		7.0	7.8	8.8	10.4	14.5	ns					
t _{GLH}	G-to-Pad HIGH		4.8	5.3	6.0	7.2	10.0	ns					
t _{GHL}	G-to-Pad LOW		4.8	5.3	6.0	7.2	10.0	ns					
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.0	8.9	10.1	11.9	16.7	ns					
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		11.3	12.5	14.2	16.7	23.3	ns					
d _{TLH}	Capacitive Loading, LOW to HIGH		0.04	0.04	0.05	0.06	0.08	ns/pF					
d _{THL}	Capacitive Loading, HIGH to LOW		0.05	0.05	0.06	0.07	0.10	ns/pF					
CMOS Output Module Timing⁵													
t _{DLH}	Data-to-Pad HIGH		4.5	5.0	5.6	6.6	9.3	ns					
t _{DHL}	Data-to-Pad LOW		3.4	3.8	4.3	5.1	7.1	ns					
t _{ENZH}	Enable Pad Z to HIGH		3.8	4.2	4.8	5.6	7.8	ns					
t _{ENZL}	Enable Pad Z to LOW		4.2	4.6	5.3	6.2	8.7	ns					
t _{ENHZ}	Enable Pad HIGH to Z		7.6	8.4	9.5	11.2	15.7	ns					
t _{ENLZ}	Enable Pad LOW to Z		7.0	7.8	8.8	10.4	14.5	ns					
t _{GLH}	G-to-Pad HIGH		7.1	7.9	8.9	10.5	14.7	ns					
t _{GHL}	G-to-Pad LOW		7.1	7.9	8.9	10.5	14.7	ns					
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.0	8.9	10.1	11.9	16.7	ns					

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays²												
t _{IRD1}	FO = 1 Routing Delay		1.8	2.0		2.3		2.7		3.8		ns
t _{IRD2}	FO = 2 Routing Delay		2.1	2.3		2.6		3.1		4.3		ns
t _{IRD3}	FO = 3 Routing Delay		2.3	2.5		2.9		3.4		4.8		ns
t _{IRD4}	FO = 4 Routing Delay		2.5	2.8		3.2		3.7		5.2		ns
t _{IRD8}	FO = 8 Routing Delay		3.4	3.8		4.3		5.1		7.1		ns
Global Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 32	2.6	2.9	3.3	3.9	5.4	ns				
		FO = 486	2.9	3.2	3.6	4.3	5.9	ns				
t _{CKL}	Input HIGH to LOW	FO = 32	3.7	4.1	4.6	5.4	7.6	ns				
		FO = 486	4.3	4.7	5.4	6.3	8.8	ns				
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.2	2.4	2.7	3.2	4.5	ns				
		FO = 486	2.4	2.6	3.0	3.5	4.9	ns				
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.2	2.4	2.7	3.2	4.5	ns				
		FO = 486	2.4	2.6	3.0	3.5	4.9	ns				
t _{CKSW}	Maximum Skew	FO = 32	0.5	0.6	0.7	0.8	1.1	ns				
		FO = 486	0.5	0.6	0.7	0.8	1.1	ns				
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns				
		FO = 486	0.0	0.0	0.0	0.0	0.0	ns				
t _{HEXT}	Input Latch External Hold	FO = 32	2.8	3.1	3.5	4.1	5.7	ns				
		FO = 486	3.3	3.7	4.2	4.9	6.9	ns				
t _P	Minimum Period (1/f _{MAX})	FO = 32	4.7	5.2	5.7	6.5	10.9	ns				
		FO = 486	5.1	5.7	6.2	7.1	11.9	ns				

Input, output, tristate or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/Os pins are configured by the Designer software as shown in [Table 46](#), page 84.

Table 46 • Configuration of Unused I/Os

Device	Configuration
A40MX02, A40MX04	Pulled LOW
A42MX09, A42MX16	Pulled LOW
A42MX24, A42MX36	Tristated

In all cases, it is recommended to tie all unused MX I/O pins to LOW on the board. This applies to all dual-purpose pins when configured as I/Os as well.

LP, Low Power Mode

Controls the low power mode of all 42MX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation in 200 μ s after the LP pin is driven to a logic LOW.

MODE, Mode

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). The MODE pin is held HIGH to provide verification capability. The MODE pin should be terminated to GND through a 10k Ω resistor so that the MODE pin can be pulled HIGH when required.

NC, No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

PRA, I/O

PRB, I/OProbe A/B

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

QCLKA/B/C/D, I/O Quadrant Clock

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as user I/Os.

SDI, I/O Serial Data Input

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

SDO, I/O Serial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" command is run. It will return to user I/O when "checksum" is complete.

TCK, I/O Test Clock

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCC	VCC
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	CLK, I/O	CLK, I/O
53	I/O	I/O
54	MODE	MODE
55	VCC	VCC
56	SDI, I/O	SDI, I/O
57	DCLK, I/O	DCLK, I/O
58	PRA, I/O	PRA, I/O
59	PRB, I/O	PRB, I/O
60	I/O	I/O

Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O

Table 52 • PQ160

PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
95	I/O	I/O	I/O
96	I/O	I/O	WD, I/O
97	I/O	I/O	I/O
98	VCCA	VCCA	VCCA
99	GND	GND	GND
100	NC	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O
103	NC	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	WD, I/O
107	I/O	I/O	WD, I/O
108	I/O	I/O	I/O
109	GND	GND	GND
110	NC	I/O	I/O
111	I/O	I/O	WD, I/O
112	I/O	I/O	WD, I/O
113	I/O	I/O	I/O
114	NC	VCCI	VCCI
115	I/O	I/O	WD, I/O
116	NC	I/O	WD, I/O
117	I/O	I/O	I/O
118	I/O	I/O	TDI, I/O
119	I/O	I/O	TMS, I/O
120	GND	GND	GND
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	NC	I/O	I/O
125	GND	GND	GND
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	NC	I/O	I/O
130	GND	GND	GND
131	I/O	I/O	I/O

Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
58	I/O	WD, I/O	WD, I/O
59	I/O	I/O	I/O
60	VCCI	VCCI	VCCI
61	NC	I/O	I/O
62	NC	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	QCLKA, I/O
66	I/O	WD, I/O	WD, I/O
67	NC	WD, I/O	WD, I/O
68	NC	I/O	I/O
69	I/O	I/O	I/O
70	I/O	WD, I/O	WD, I/O
71	I/O	WD, I/O	WD, I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	GND	GND	GND
79	VCCA	VCCA	VCCA
80	NC	VCCI	VCCI
81	I/O	I/O	I/O
82	I/O	I/O	I/O
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	WD, I/O	WD, I/O
86	I/O	WD, I/O	WD, I/O
87	I/O	I/O	I/O
88	I/O	I/O	I/O
89	NC	I/O	I/O
90	NC	I/O	I/O
91	I/O	I/O	QCLKB, I/O
92	I/O	I/O	I/O
93	I/O	WD, I/O	WD, I/O
94	I/O	WD, I/O	WD, I/O

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
89	VCCI
90	VCCA
91	LP
92	TCK, I/O
93	I/O
94	GND
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	VCCI
109	I/O
110	I/O
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	VCCA
119	GND
120	GND
121	GND
122	I/O
123	SDO, TDO, I/O
124	I/O
125	WD, I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
74	I/O
75	I/O
76	I/O
77	I/O
78	GND
79	VCCA
80	VCCI
81	I/O
82	I/O
83	I/O
84	I/O
85	WD, I/O
86	WD, I/O
87	I/O
88	I/O
89	I/O
90	I/O
91	QCLKB, I/O
92	I/O
93	WD, I/O
94	WD, I/O
95	I/O
96	I/O
97	I/O
98	VCCI
99	I/O
100	WD, I/O
101	WD, I/O
102	I/O
103	TDO, I/O
104	I/O
105	GND
106	VCCA
107	I/O
108	I/O
109	I/O
110	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
V16	I/O
V17	I/O
V18	SDO, TDO, I/O
V19	I/O
V20	I/O
W1	GND
W2	GND
W3	I/O
W4	TMS, I/O
W5	I/O
W6	I/O
W7	I/O
W8	WD, I/O
W9	WD, I/O
W10	I/O
W11	I/O
W12	I/O
W13	WD, I/O
W14	I/O
W15	I/O
W16	WD, I/O
W17	I/O
W18	WD, I/O
W19	GND
W20	GND
Y1	GND
Y2	GND
Y3	I/O
Y4	TDI, I/O
Y5	WD, I/O
Y6	I/O
Y7	QCLKA, I/O
Y8	I/O
Y9	I/O
Y10	I/O
Y11	I/O
Y12	I/O

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
G12	VSV
F13	I/O
F12	I/O
F11	I/O
F10	I/O
E13	I/O
D13	I/O
D12	I/O
C13	I/O
B13	I/O
D11	I/O
C12	I/O
A13	I/O
C11	I/O
B12	SDI
B11	I/O
C10	I/O
A12	I/O
A11	I/O
B10	I/O
D8	I/O
A10	I/O
C8	I/O
A9	I/O
B8	PRBA
A8	I/O
B7	CLKA
A7	I/O
B6	CLKB
A6	I/O
C6	PRBB
A5	I/O
D6	I/O
A4	I/O
B4	I/O
A3	I/O
C4	I/O