# E·XFL



Welcome to E-XFL.COM

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Detai	ils
-------	-----

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	
Total RAM Bits	-
Number of I/O	140
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-pq208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 51	BG272	45
Figure 52	PG132	53
Figure 53	CQ172	58

## 3 40MX and 42MX FPGAs

## 3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

## 3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.

### 3.2.1 Logic Modules


The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

### 3.2.3.3 Antifuse Structures

An antifuse is a "normally open" structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

### Figure 7 • MX Routing Structure



### 3.2.4 Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following (Figure 8, page 11):

- Externally from the CLKA pad, using CLKBUF buffer
- Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer
- Internally from the CLKINTB input, using CLKINT buffer

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 9, page 11). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.

### 3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200 µs to allow for charge pumps to power up, and device initialization will begin.

## 3.4 **Power Dissipation**

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

### 3.4.1 General Power Equation

P = [ICCstandby + ICCactive]\*VCCI + IOL\*VOL\*N + IOH\*(VCCI - VOH)\*M

EQ 1

#### where:

- ICCstandby is the current flowing when no inputs or outputs are changing.
- ICCactive is the current flowing due to CMOS switching.
- IOL, IOH are TTL sink/source currents.
- VOL, VOH are TTL level output voltages.
- N equals the number of outputs driving TTL loads to VOL.
- M equals the number of outputs driving TTL loads to VOH.

Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

### 3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

### 3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

$$Power(\mu W) = C_{EO}^* VCCA2^* F(1)$$

where:


C<sub>EQ</sub> = Equivalent capacitance expressed in picofarads (pF)

EQ 2


## 3.10 Timing Models

The following figures show various timing models.

### Figure 17 • 40MX Timing Model\*



Note: Values are shown for 40MX –3 speed devices at 5.0 V worst-case commercial conditions.



Note: 1. Input module predicted routing delay

Note: 2. Values are shown for A42MX09 -3 at 5.0 V worst-case commercial conditions.

		–3 Sp	beed	–2 Sp	beed	–1 S	beed	Std S	Speed	–F Sj	beed	
Param	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>ENLZ</sub>	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6	ns
d <sub>TLH</sub>	Delta LOW to HIGH		0.02		0.02		0.03		0.03		0.04	ns/pF
d <sub>THL</sub>	Delta HIGH to LOW		0.03		0.03		0.03		0.04		0.06	ns/pF

# Table 36 •A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

			–3 Sp	beed	–2 S	peed	–1 Sj	beed	Std S	Speed	–F S	peed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input M	odule Propagation Del	ays											
t <sub>INYH</sub>	Pad-to-Y HIGH			1.0		1.2		1.3		1.6		2.2	ns
t <sub>INYL</sub>	Pad-to-Y LOW			0.8		0.9		1.0		1.2		1.7	ns
t <sub>INGH</sub>	G to Y HIGH			1.3		1.4		1.6		1.9		2.7	ns
t <sub>INGL</sub>	G to Y LOW			1.3		1.4		1.6		1.9		2.7	ns
Input M	odule Predicted Routin	ng Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay	,		2.0		2.2		2.5		3.0		4.2	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay	,		2.3		2.5		2.9		3.4		4.7	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay	,		2.5		2.8		3.2		3.7		5.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay	,		2.8		3.1		3.5		4.1		5.7	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay	,		3.7		4.1		4.7		5.5		7.7	ns
Global (	Clock Network												
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32		2.4		2.7		3.0		3.6		5.0	ns
		FO = 256		2.7		3.0		3.4		4.0		5.5	ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32		3.5		3.9		4.4		5.2		7.3	ns
	Minimum Dular	FO = 256 FO = 32	1.0	3.9	4.4	4.3	4 5	4.9	4.0	5.7	0.5	8.0	ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32 FO = 256	1.2 1.3		1.4 1.5		1.5 1.7		1.8 2.0		2.5 2.7		ns ns
t <sub>PWL</sub>	Minimum Pulse	FO = 32	1.2		1.4		1.5		1.8		2.5		ns
	Width LOW	FO = 256	1.3		1.5		1.7		2.0		2.7		ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.3		0.3		0.4		0.5		0.6	ns
		FO = 256		0.3		0.3		0.4		0.5		0.6	ns
t <sub>SUEXT</sub>	Input Latch	FO = 32	0.0 0.0		0.0		0.0		0.0		0.0		ns
	External Set-Up	FO = 256			0.0		0.0		0.0		0.0		ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 256	2.3 2.2		2.6 2.4		3.0 3.3		3.5 3.9		4.9 5.5		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 256	3.4 3.7		3.7 4.1		4.0 4.5		4.7 5.2		7.8 8.6		ns ns
f <sub>MAX</sub>	Maximum Frequency			296		269		247		215		129	MHz
		FO = 256		268		244		224		195		117	MHz

## Table 38 •A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

		–3 Sp	beed	–2 S	peed	–1 Sp	beed	Std S	Speed	–F S	peed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Ou	tput Module Timing <sup>5</sup>											
t <sub>DLH</sub>	Data-to-Pad HIGH		2.5		2.7		3.1		3.6		5.1	ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.9		3.2		3.6		4.3		6.0	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.6		2.9		3.3		3.9		5.5	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.9		3.2		3.7		4.3		6.1	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		4.9		5.4		6.2		7.3		10.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		5.3		5.9		6.7		7.9		11.1	ns
t <sub>GLH</sub>	G-to-Pad HIGH		2.6		2.9		3.3		3.8		5.3	ns
t <sub>GHL</sub>	G-to-Pad LOW		2.6		2.9		3.3		3.8		5.3	ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		5.2		5.8		6.6		7.7		10.8	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		7.4		8.2		9.3		10.9		15.3	ns
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH		0.03		0.03		0.03		0.04		0.06	ns/pF
d <sub>THL</sub>	Capacity Loading, HIGH to LOW		0.04		0.04		0.04		0.05		0.07	ns/pF

## Table 38 •A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 Sj	beed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32 FO = 384	3.2 3.7		3.5 4.1		4.0 4.6		4.7 5.4		6.6 7.6		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 384		0.3 0.3		0.4 0.4		0.4 0.4		0.5 0.5		0.7 0.7	ns ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32 FO = 384	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 384	2.8 3.2		3.1 3.5		5.5 4.0		4.1 4.7		5.7 6.6		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 384	4.2 4.6		4.67 5.1		5.1 5.6		5.8 6.4		9.7 10.7		ns ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 384		237 215		215 195		198 179		172 156		103 94	MHz MHz

## Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 Sp	beed	–1 S	peed	Std S	Speed	–F Sp	beed	
Paramet	er / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32 FO = 384	5.3 6.2		5.9 6.9		6.7 7.9		7.8 9.2		11.0 12.9		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 384		0.5 2.2		0.5 2.4		0.6 2.7		0.7 3.2		1.0 4.5	ns ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32 FO = 384	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 384	3.9 4.5		4.3 4.9		4.9 5.6		5.7 6.6		8.0 9.2		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 384	7.0 7.7		7.8 8.6		8.4 9.3		9.7 10.7		16.2 17.8		ns ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 384		142 129		129 117		119 108		103 94		62 56	MHz MHz
TTL Out	put Module Timing <sup>5</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			3.5		3.9		4.4		5.2		7.3	ns
t <sub>DHL</sub>	Data-to-Pad LOW			4.1		4.6		5.2		6.1		8.6	ns
t <sub>ENZH</sub>	Enable Pad Z to HIG	4		3.8		4.2		4.8		5.6		7.8	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	1		4.2		4.6		5.3		6.2		8.7	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to 2	Z		7.6		8.4		9.5		11.2		15.7	ns
t <sub>ENLZ</sub>	Enable Pad LOW to 2	7		7.0		7.8		8.8		10.4		14.5	ns
t <sub>GLH</sub>	G-to-Pad HIGH			4.8		5.3		6.0		7.2		10.0	ns
t <sub>GHL</sub>	G-to-Pad LOW			4.8		5.3		6.0		7.2		10.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Ou (Pad-to-Pad), 64 Cloc			8.0		8.9		10.1		11.9		16.7	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Cloc	k Loading		11.3		12.5		14.2		16.7		23.3	ns
d <sub>TLH</sub>	Capacitive Loading, L HIGH	OW to		0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>THL</sub>	Capacitive Loading, H LOW	HGH to		0.05		0.05		0.06		0.07		0.10	ns/pF
CMOS C	Output Module Timing <sup>5</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			4.5		5.0		5.6		6.6		9.3	ns
t <sub>DHL</sub>	Data-to-Pad LOW			3.4		3.8		4.3		5.1		7.1	ns
t <sub>ENZH</sub>	Enable Pad Z to HIG	1		3.8		4.2		4.8		5.6		7.8	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	1		4.2		4.6		5.3		6.2		8.7	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to 2	Z		7.6		8.4		9.5		11.2		15.7	ns
t <sub>ENLZ</sub>	Enable Pad LOW to 2	7		7.0		7.8		8.8		10.4		14.5	ns
t <sub>GLH</sub>	G-to-Pad HIGH			7.1		7.9		8.9		10.5		14.7	ns
t <sub>GHL</sub>	G-to-Pad LOW			7.1		7.9		8.9		10.5		14.7	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Ou (Pad-to-Pad), 64 Cloc			8.0		8.9		10.1		11.9		16.7	ns

# Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

		–3 S	peed	–2 Sp	beed	-1 Speed		Std Speed		–F Speed		
Paramet	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS O	Output Module Timing <sup>5</sup>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4	ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9	ns
t <sub>GLH</sub>	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1	ns
t <sub>GHL</sub>	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1	ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3	ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0	ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.03		0.03		0.03		0.04		0.06	ns/pF

## Table 42 •A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading

## Table 43 •A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,<br/>VCCA = 3.0 V, T<sub>J</sub> = 70°C)

		–3 SI	peed	–2 Sp	beed	–1 Sp	eed	Std S	peed	–F S	peed	
Parame	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic N	Iodule Combinatorial Functions <sup>1</sup>											
t <sub>PD</sub>	Internal Array Module Delay		2.0		1.8		2.1		2.5		3.4	ns
t <sub>PDD</sub>	Internal Decode Module Delay		1.1		2.2		2.5		3.0		4.2	ns
Logic N	Iodule Predicted Routing Delays <sup>2</sup>											
t <sub>RD1</sub>	FO = 1 Routing Delay		1.7		1.3		1.4		1.7		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.0		1.6		1.8		2.1		3.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.1		2.0		2.2		2.6		3.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.5		2.3		2.6		3.1		4.3	ns
t <sub>RD5</sub>	FO = 8 Routing Delay		1.8		3.7		4.2		5.0		7.0	ns

Input, output, tristate or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/Os pins are configured by the Designer software as shown in Table 46, page 84.

Device	Configuration
A40MX02, A40MX04	Pulled LOW
A42MX09, A42MX16	Pulled LOW
A42MX24, A42MX36	Tristated

Table 46 • Configuration of Unused I/Os

In all cases, it is recommended to tie all unused MX I/O pins to LOW on the board. This applies to all dual-purpose pins when configured as I/Os as well.

#### LP, Low Power Mode

Controls the low power mode of all 42MX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation in 200 µs after the LP pin is driven to a logic LOW.

#### MODE, Mode

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). The MODE pin is held HIGH to provide verification capability. The MODE pin should be terminated to GND through a  $10k\Omega$  resistor so that the MODE pin can be pulled HIGH when required.

#### NC, No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

### PRA, I/O

### PRB, I/OProbe A/B

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### QCLKA/B/C/D, I/O Quadrant Clock

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as user I/Os.

#### SDI, I/OSerial Data Input

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### SDO, I/OSerial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" command is run. It will return to user I/O when "checksum" is complete.

### TCK, I/O Test Clock

### Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O

PQ144		
Pin Number	A42MX09 Function	
43	I/O	
44	GNDQ	
45	GNDI	
46	NC	
47	I/O	
48	I/O	
49	I/O	
50	I/O	
51	I/O	
52	I/O	
53	I/O	
54	VCC	
55	VCCI	
56	NC	
57	I/O	
58	I/O	
59	I/O	
60	I/O	
61	I/O	
62	I/O	
63	I/O	
64	GND	
65	GNDI	
66	I/O	
67	I/O	
68	I/O	
69	I/O	
70	I/O	
71	SDO	
72	I/O	
73	I/O	
74	I/O	
75	I/O	
76	I/O	
77	I/O	
78	I/O	
79	GNDQ	

### Table 51 • PQ144

PQ240	
Pin Number	A42MX36 Function
200	I/O
201	I/O
202	I/O
203	I/O
204	I/O
205	I/O
206	VCCA
207	I/O
208	I/O
209	VCCA
210	VCCI
211	I/O
212	I/O
213	I/O
214	I/O
215	I/O
216	I/O
217	I/O
218	I/O
219	VCCA
220	I/O
221	I/O
222	I/O
223	I/O
224	I/O
225	I/O
226	I/O
227	VCCI
228	I/O
229	I/O
230	I/O
231	I/O
232	I/O
233	I/O
234	I/O
235	I/O
236	I/O

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCCA	VCCA
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	GND	GND
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	SDO, I/O	SDO, I/O
51	I/O	I/O
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	GND	GND
56	I/O	I/O

### Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
121	NC	NC	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	NC	I/O	I/O
125	NC	I/O	I/O
126	NC	NC	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	I/O	I/O	I/O
130	I/O	I/O	I/O
131	I/O	I/O	I/O
132	I/O	I/O	I/O
133	GND	GND	GND
134	I/O	I/O	I/O
135	SDI, I/O	SDI, I/O	SDI, I/O
136	NC	I/O	I/O
137	I/O	I/O	WD, I/O
138	I/O	I/O	WD, I/O
139	I/O	I/O	I/O
140	NC	VCCI	VCCI
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	NC	I/O	I/O
144	NC	I/O	WD, I/O
145	NC	NC	WD, I/O
146	I/O	I/O	I/O
147	NC	I/O	I/O
148	I/O	I/O	I/O
149	I/O	I/O	I/O
150	I/O	I/O	WD, I/O
151	NC	I/O	WD, I/O
152	PRA, I/O	PRA, I/O	PRA, I/O
153	I/O	I/O	I/O
154	CLKA, I/O	CLKA, I/O	CLKA, I/O
155	VCCA	VCCA	VCCA
156	GND	GND	GND
157	I/O	I/O	I/O

CQ208	
Pin Number	A42MX36 Function
1	GND
2	VCCA
3	MODE
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	I/O
11	I/O
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	VCCA
18	I/O
19	I/O
20	I/O
21	I/O
22	GND
23	I/O
24	I/O
25	I/O
26	I/O
27	GND
28	VCCI
29	VCCA
30	I/O
31	I/O
32	VCCA
33	I/O
34	I/O
35	I/O
36	I/O

CQ256	
Pin Number	A42MX36 Function
59	I/O
60	VCCA
61	GND
62	GND
63	NC
64	NC
65	NC
66	I/O
67	SDO, TDO, I/O
68	I/O
69	WD, I/O
70	WD, I/O
71	I/O
72	VCCI
73	I/O
74	I/O
75	I/O
76	WD, I/O
77	GND
78	WD, I/O
79	I/O
80	QCLKB, I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	I/O
86	I/O
87	WD, I/O
88	WD, I/O
89	I/O
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	VCCI

PG132	
Pin Number	A42MX09 Function
N10	I/O
M10	I/O
N11	I/O
L10	I/O
M11	I/O
N12	SDO
M12	I/O
L11	I/O
N13	I/O
M13	I/O
K11	I/O
L12	I/O
L13	I/O
K13	I/O
H10	I/O
J12	I/O
J13	I/O
H11	I/O
H12	I/O
H13	VKS
G13	VPP