



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	140
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-pq208i

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

1.3 Revision 13.0

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096)
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)

- VCCA = Power supply in volts (V)
- F = Switching frequency in megahertz (MHz)

3.4.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICCactive at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

3.4.5 C_{EQ} Values for Microsemi MX FPGAs

Modules (C_{EQM})3.5

Input Buffers (C_{EQI})6.9

Output Buffers (C_{EQO})18.2

Routed Array Clock Buffer Loads (C_{EQCR})1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\text{Power} = \text{VCCA}^2 * [(m * C_{EQM} * f_m)_{\text{modules}} + (n * C_{EQI} * f_n)_{\text{inputs}} + (p * (C_{EQO} + C_L) * f_p)_{\text{outputs}} + \\ 0.5 * (q_1 * C_{EQCR} * f_{q1})_{\text{routed_Clk1}} + (r_1 * f_{q1})_{\text{routed_Clk1}} + \\ 0.5 * (q_2 * C_{EQCR} * f_{q2})_{\text{routed_Clk2}} + (r_2 * f_{q2})_{\text{routed_Clk2}}(2)]$$

EQ 3

where:

m = Number of logic modules switching at frequency f_m

n = Number of input buffers switching at frequency f_n

p = Number of output buffers switching at frequency f_p

q₁ = Number of clock loads on the first routed array clock

q₂ = Number of clock loads on the second routed array clock

r₁ = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

C_{EQM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EQO} = Equivalent capacitance of output buffers in pF

C_{EQCR} = Equivalent capacitance of routed array clock in pF

C_L = Output load capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz

f_{q1} = Average first routed array clock rate in MHz

reliability. Devices should not be operated outside the recommended operating conditions.

Table 21 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCCA	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI	3.14 to 3.47	3.0 to 3.6	3.0 to 3.6	V

Note: *Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

3.9.1 Mixed 5.0V/3.3V Electrical Specifications

Table 22 • Mixed 5.0V/3.3V Electrical Specifications

Symbol	Parameter	Commercial		Commercial –F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH ¹	IOH = -10 mA	2.4		2.4				2.4		V
	IOH = -4 mA					2.4		2.4		V
VOL ¹	IOL = 10 mA	0.5		0.5				0.4		V
	IOL = 6 mA					0.4		0.4		V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH ²		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V	-10		-10		-10		-10		µA
IH	VIN = 2.7 V	-10		-10		-10		-10		µA
Input Transition Time, T _R and T _F		500		500		500		500		ns
C _{IO}	I/O Capacitance	10		10		10		10		pF
Standby Current, ICC ³	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	20		25		25		25		mA
Low Power Mode Standby Current		0.5		ICC – 5.0		ICC – 5.0		ICC – 5.0		mA
IIO I/O source sink	Can be derived from the <i>IBIS model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) current									

1. Only one output tested at a time. VCCI = min.
2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
3. All outputs unloaded. All inputs = VCCI or GND

3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

Table 23 • DC Specification (5.0 V PCI Signaling)¹

Symbol	Parameter	PCI		MX		Units	
		Condition	Min.	Max.	Min.		
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 ²	V
VIH ³	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
IIH	Input High Leakage Current	VIN = 2.7 V		70	—	10	µA
IIL	Input Low Leakage Current	VIN=0.5 V		-70	—	-10	µA
VOH	Output High Voltage	IOUT = -2 mA IOUT = -6 mA	2.4		3.84		V
VOL	Output Low Voltage	IOUT = 3 mA, 6 mA	0.55		—	0.33	V

3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

Table 25 • DC Specification (3.3 V PCI Signaling)¹

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
VCCI	Supply Voltage for I/Os		3.0	3.6	3.0	3.6 ²	V
VIH	Input High Voltage		0.5	VCC + 0.5	0.5	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
I _{IH}	Input High Leakage Current	V _{IN} = 2.7 V		70		10	µA
I _{IL}	Input Leakage Current			-70		-10	µA
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	0.9		3.3		V
V _{OL}	Output Low Voltage	I _{OUT} = 3 mA, 6 mA	0.1		0.1 VCCI		V
C _{IN}	Input Pin Capacitance			10		10	pF
C _{CLK}	CLK Pin Capacitance		5	12		10	pF
L _{PIN}	Pin Inductance			20		< 8 nH ³	nH

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.

2. Maximum rating for VCCI -0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

Table 26 • AC Specifications for (3.3 V PCI Signaling)^{*}

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
I _{CL}	Low Clamp Current	-5 < V _{IN} ≤ -1	-25 + (V _{IN} + 1) / 0.015		-60	-10	mA
Slew (r)	Output Rise Slew Rate	0.2 V to 0.6 V load	1		4	1.8	V/ns
Slew (f)	Output Fall Slew Rate	0.6 V to 0.2 V load	1		4	2.8	4.0
							V/ns

Note: *PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RD1}	FO = 1 Routing Delay		2.0		2.2		2.5		3.0		4.2 ns
t _{RD2}	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t _{RD3}	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t _{RD4}	FO = 4 Routing Delay		4.2		4.8		5.4		6.3		8.9 ns
t _{RD8}	FO = 8 Routing Delay		7.1		8.2		9.2		10.9		15.2 ns
Logic Module Sequential Timing²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		4.3		4.9		5.6		6.6		9.2 ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold		0.0		0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	4.3		4.9		5.6		6.6		9.2	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.3		6.0		7.0		9.8 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		4.6		5.3		6.0		7.0		9.8 ns
t _A	Flip-Flop Clock Input Period	6.8		7.8		8.9		10.4		14.6	ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency (FO = 128)		109		101		92		80		48 MHz
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		1.0		1.1		1.3		1.5		2.1 ns
t _{INYL}	Pad-to-Y LOW		0.9		1.0		1.1		1.3		1.9 ns
Input Module Predicted Routing Delays¹											
t _{IRD1}	FO = 1 Routing Delay		2.9		3.4		3.8		4.5		6.3 ns
t _{IRD2}	FO = 2 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t _{IRD3}	FO = 3 Routing Delay		4.4		5.0		5.7		6.7		9.4 ns
t _{IRD4}	FO = 4 Routing Delay		5.1		5.9		6.7		7.8		11.0 ns
t _{IRD8}	FO = 8 Routing Delay		8.0		9.26		10.5		12.6		17.3 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH FO = 16		6.4		7.4		8.3		9.8		13.7 ns
	FO = 128		6.4		7.4		8.3		9.8		13.7
t _{CKL}	Input HIGH to LOW FO = 16		6.7		7.8		8.8		10.4		14.5 ns
	FO = 128		6.7		7.8		8.8		10.4		14.5
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
	FO = 128		3.3		3.8		4.3		5.1		7.1
t _{PWL}	Minimum Pulse Width LOW	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
	FO = 128		3.3		3.8		4.3		5.1		7.1
t _{CKSW}	Maximum Skew	FO = 16	0.6		0.6		0.7		0.8		1.2 ns
	FO = 128		0.8		0.9		1.0		1.2		1.6

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
Parameter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.8	4.3	5.0	5.0	7.0	7.0	7.0	7.0	ns	
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	3.3	3.8	4.3	5.0	5.0	7.0	7.0	7.0	7.0	ns	
t _A	Flip-Flop Clock Input Period	4.8	5.6	6.3	7.5	7.5	10.4	10.4	10.4	10.4	ns	
f _{MAX}	Flip-Flop (Latch) Clock Frequency (FO = 128)		181	167	154	134	80	80	80	80	MHz	
Input Module Propagation Delays												
t _{INYH}	Pad-to-Y HIGH		0.7	0.8	0.9	1.1	1.5	1.5	1.5	1.5	ns	
t _{INYL}	Pad-to-Y LOW		0.6	0.7	0.8	1.0	1.3	1.3	1.3	1.3	ns	
Input Module Predicted Routing Delays¹												
t _{IRD1}	FO = 1 Routing Delay		2.1	2.4	2.2	3.2	4.5	4.5	4.5	4.5	ns	
t _{IRD2}	FO = 2 Routing Delay		2.6	3.0	3.4	4.0	5.6	5.6	5.6	5.6	ns	
t _{IRD3}	FO = 3 Routing Delay		3.1	3.6	4.1	4.8	6.7	6.7	6.7	6.7	ns	
t _{IRD4}	FO = 4 Routing Delay		3.6	4.2	4.8	5.6	7.8	7.8	7.8	7.8	ns	
t _{IRD8}	FO = 8 Routing Delay		5.7	6.6	7.5	8.8	12.4	12.4	12.4	12.4	ns	
Global Clock Network												
t _{CKH}	Input Low to HIGH	FO = 16	4.6	5.3	6.0	7.0	9.8	9.8	9.8	9.8	ns	
		FO = 128	4.6	5.3	6.0	7.0	9.8	9.8	9.8	9.8	ns	
t _{CKL}	Input High to LOW	FO = 16	4.8	5.6	6.3	7.4	10.4	10.4	10.4	10.4	ns	
		FO = 128	4.8	5.6	6.3	7.4	10.4	10.4	10.4	10.4	ns	
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	2.2	2.6	2.9	3.4	4.8	4.8	4.8	4.8	ns	
		FO = 128	2.4	2.7	3.1	3.6	5.1	5.1	5.1	5.1	ns	
t _{PWL}	Minimum Pulse Width LOW	FO = 16	2.2	2.6	2.9	3.4	4.8	4.8	4.8	4.8	ns	
		FO = 128	2.4	2.7	3.01	3.6	5.1	5.1	5.1	5.1	ns	
t _{CKSW}	Maximum Skew	FO = 16	0.4	0.5	0.5	0.6	0.8	0.8	0.8	0.8	ns	
		FO = 128	0.5	0.6	0.7	0.8	1.2	1.2	1.2	1.2	ns	
t _P	Minimum Period	FO = 16	4.7	5.4	6.1	7.2	10.0	10.0	10.0	10.0	ns	
		FO = 128	4.8	5.6	6.3	7.5	10.4	10.4	10.4	10.4	ns	
f _{MAX}	Maximum Frequency	FO = 16	188	175	160	139	83	83	83	83	MHz	
		FO = 128	181	168	154	134	80	80	80	80	ns	
TTL Output Module Timing⁴												
t _{DLH}	Data-to-Pad HIGH		3.3	3.8	4.3	5.1	7.2	7.2	7.2	7.2	ns	
t _{DHL}	Data-to-Pad LOW		4.0	4.6	5.2	6.1	8.6	8.6	8.6	8.6	ns	
t _{ENZH}	Enable Pad Z to HIGH		3.7	4.3	4.9	5.8	8.0	8.0	8.0	8.0	ns	
t _{ENZL}	Enable Pad Z to LOW		4.7	5.4	6.1	7.2	10.1	10.1	10.1	10.1	ns	
t _{ENHZ}	Enable Pad HIGH to Z		7.9	9.1	10.4	12.2	17.1	17.1	17.1	17.1	ns	

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	4.5		4.9		5.6		6.6		9.2		ns
t _A	Flip-Flop Clock Input Period	3.5		3.8		4.3		5.1		7.1		ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{INSU}	Input Buffer Latch Set-Up	0.3		0.3		0.4		0.4		0.6		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.3		0.3		0.4		0.4		0.6		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency	268		244		224		195		117		MHz

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		2.4		2.7		3.1		3.6		5.1 ns
t _{DHL}	Data-to-Pad LOW		2.9		3.2		3.6		4.3		6.0 ns
t _{ENZH}	Enable Pad Z to HIGH		2.7		2.9		3.3		3.9		5.5 ns
t _{ENZL}	Enable Pad Z to LOW		2.9		3.2		3.7		4.3		6.1 ns
t _{ENHZ}	Enable Pad HIGH to Z		4.9		5.4		6.2		7.3		10.2 ns
t _{ENLZ}	Enable Pad LOW to Z		5.3		5.9		6.7		7.9		11.1 ns
t _{GLH}	G-to-Pad HIGH		4.2		4.6		5.2		6.1		8.6 ns
t _{GHL}	G-to-Pad LOW		4.2		4.6		5.2		6.1		8.6 ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		5.2		5.8		6.6		7.7		10.8 ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		7.4		8.2		9.3		10.9		15.3 ns
d _{TLH}	Capacity Loading, LOW to HIGH	0.03		0.03		0.03		0.04		0.06	ns/pF
d _{THL}	Capacity Loading, HIGH to LOW	0.04		0.04		0.04		0.05		0.07	ns/pF

- For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays¹											
t _{PD1}	Single Module	1.6		1.8		2.1		2.5		3.5	ns
t _{CO}	Sequential Clock-to-Q	1.8		2.0		2.3		2.7		3.8	ns
t _{GO}	Latch G-to-Q	1.7		1.9		2.1		2.5		3.5	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q	2.0		2.2		2.5		2.9		4.1	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.0		1.1		1.2		1.4		2.0	ns
t _{RD2}	FO = 2 Routing Delay	1.3		1.4		1.6		1.9		2.7	ns
t _{RD3}	FO = 3 Routing Delay	1.6		1.8		2.0		2.4		3.3	ns

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RD3}	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.7 ns
t _{RD4}	FO = 4 Routing Delay		1.6		1.7		2.0		2.3		3.2 ns
t _{RD8}	FO = 8 Routing Delay		2.6		2.9		3.2		3.8		5.3 ns
Logic Module Sequential Timing^{3,4}											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		0.3		0.4		0.4		0.5		0.7 ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.4		3.8		4.3		5.0		7.1	ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	4.5		5.0		5.6		6.6		9.2	ns
t _A	Flip-Flop Clock Input Period	6.8		7.6		8.6		10.1		14.1	ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Buffer Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency	215		195		179		156		94	MHz
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		1.1		1.2		1.3		1.6		2.2 ns
t _{INYL}	Pad-to-Y LOW		0.8		0.9		1.0		1.2		1.7 ns
t _{INGH}	G to Y HIGH		1.4		1.6		1.8		2.1		2.9 ns
t _{INGL}	G to Y LOW		1.4		1.6		1.8		2.1		2.9 ns
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		4.0 ns
t _{IRD2}	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3 ns
t _{IRD3}	FO = 3 Routing Delay		2.3		2.6		3.0		3.5		4.9 ns
t _{IRD4}	FO = 4 Routing Delay		2.6		3.0		3.3		3.9		5.4 ns
t _{IRD8}	FO = 8 Routing Delay		3.6		4.0		4.6		5.4		7.5 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4 ns
		FO = 384	2.9		3.2		3.6		4.3		6.0 ns
t _{CKL}	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 384	4.5		5.0		5.6		6.6		9.2 ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	3.2		3.5		4.0		4.7		6.6 ns
		FO = 384	3.7		4.1		4.6		5.4		7.6 ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{IRD2}	FO = 2 Routing Delay		3.2	3.5	4.1	4.8	4.8	6.7	ns		
t _{IRD3}	FO = 3 Routing Delay		3.7	4.1	4.7	5.5	5.5	7.7	ns		
t _{IRD4}	FO = 4 Routing Delay		4.2	4.6	5.3	6.2	6.2	8.7	ns		
t _{IRD8}	FO = 8 Routing Delay		6.1	6.8	7.7	9.0	9.0	12.6	ns		
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	4.6	5.1	5.7	6.7	6.7	9.3	ns		
		FO = 635	5.0	5.6	6.3	7.4	7.4	10.3	ns		
t _{CKL}	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	7.8	11.0	ns		
		FO = 635	6.8	7.6	8.6	10.1	10.1	14.1	ns		
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{CKSW}	Maximum Skew	FO = 32	1.0	1.2	1.3	1.5	1.5	2.2	ns		
		FO = 635	1.0	1.2	1.3	1.5	1.5	2.2	ns		
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{HEXT}	Input Latch External Hold	FO = 32	4.0	4.4	5.0	5.9	5.9	8.2	ns		
		FO = 635	4.6	5.2	5.9	6.9	6.9	9.6	ns		
t _P	Minimum Period (1/f _{MAX})	FO = 32	9.2	10.2	11.1	12.7	12.7	21.2	ns		
		FO = 635	9.9	11.0	12.0	13.8	13.8	23.0	ns		
f _{MAX}	Maximum Datapath Frequency	FO = 32	108	98	90	79	79	47	MHz		
		FO = 635	100	91	83	73	73	44	MHz		
TTL Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.6	4.0	4.5	5.3	5.3	7.4	ns		
t _{DHL}	Data-to-Pad LOW		4.2	4.6	5.2	6.2	6.2	8.6	ns		
t _{ENZH}	Enable Pad Z to HIGH		3.7	4.2	4.7	5.5	5.5	7.7	ns		
t _{ENZL}	Enable Pad Z to LOW		4.1	4.6	5.2	6.1	6.1	8.5	ns		
t _{ENHZ}	Enable Pad HIGH to Z		7.34	8.2	9.3	10.9	10.9	15.3	ns		
TTL Output Module Timing⁵											
t _{ENLZ}	Enable Pad LOW to Z		6.9	7.6	8.7	10.2	10.2	14.3	ns		
t _{GLH}	G-to-Pad HIGH		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t _{GHL}	G-to-Pad LOW		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t _{LSU}	I/O Latch Output Set-Up		0.7	0.7	0.8	1.0	1.0	1.4	ns		
t _{LH}	I/O Latch Output Hold		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9	8.8	10.0	11.8	11.8	16.5	ns		

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
126	WD, I/O
127	I/O
128	VCCI
129	I/O
130	I/O
131	I/O
132	WD, I/O
133	WD, I/O
134	I/O
135	QCLKB, I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	WD, I/O
143	WD, I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	VCCI
151	VCCA
152	GND
153	I/O
154	I/O
155	I/O
156	I/O
157	I/O
158	I/O
159	WD, I/O
160	WD, I/O
161	I/O
162	I/O

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
237	GND
238	MODE
239	VCCA
240	GND

Figure 46 • VQ80**Table 55 • VQ80**

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O

Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
47	I/O	I/O	TDI, I/O
48	I/O	I/O	I/O
49	I/O	I/O	WD, I/O
50	I/O	I/O	WD, I/O
51	I/O	I/O	I/O
52	NC	VCCI	VCCI
53	I/O	I/O	I/O
54	NC	I/O	I/O
55	NC	I/O	WD, I/O
56	I/O	I/O	WD, I/O
57	NC	NC	I/O
58	I/O	I/O	I/O
59	I/O	I/O	WD, I/O
60	I/O	I/O	WD, I/O
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65	I/O	I/O	I/O
66	NC	I/O	I/O
67	GND	GND	GND
68	VCCA	VCCA	VCCA
69	I/O	I/O	WD, I/O
70	I/O	I/O	WD, I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	NC	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	NC	NC	WD, I/O
78	NC	I/O	WD, I/O
79	I/O	I/O	I/O
80	NC	I/O	I/O
81	I/O	I/O	I/O
82	NC	VCCI	VCCI
83	I/O	I/O	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
59	I/O
60	VCCA
61	GND
62	GND
63	NC
64	NC
65	NC
66	I/O
67	SDO, TDO, I/O
68	I/O
69	WD, I/O
70	WD, I/O
71	I/O
72	VCCI
73	I/O
74	I/O
75	I/O
76	WD, I/O
77	GND
78	WD, I/O
79	I/O
80	QCLKB, I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	I/O
86	I/O
87	WD, I/O
88	WD, I/O
89	I/O
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	VCCI

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
133	I/O
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	GND
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	I/O
153	I/O
154	I/O
155	VCCA
156	I/O
157	I/O
158	VCCA
159	VCCI
160	GND
161	I/O
162	I/O
163	I/O
164	I/O
165	GND
166	I/O
167	I/O
168	I/O
169	I/O

Table 60 • BG272


BG272	
Pin Number	A42MX36 Function
C3	GND
C4	I/O
C5	WD, I/O
C6	I/O
C7	QCLKC, I/O
C8	I/O
C9	I/O
C10	CLKB
C11	PRA, I/O
C12	WD, I/O
C13	I/O
C14	QCLKD, I/O
C15	I/O
C16	WD, I/O
C17	SDI, I/O
C18	I/O
C19	I/O
C20	I/O
D1	I/O
D2	I/O
D3	I/O
D4	I/O
D5	VCCI
D6	I/O
D7	I/O
D8	VCCA
D9	WD, I/O
D10	VCCI
D11	I/O
D12	VCCI
D13	I/O
D14	VCCI
D15	I/O
D16	VCCA
D17	GND
D18	I/O
D19	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
J9	GND
J10	GND
J11	GND
J12	GND
J17	VCCA
J18	I/O
J19	I/O
J20	I/O
K1	I/O
K2	I/O
K3	I/O
K4	VCCI
K9	GND
K10	GND
K11	GND
K12	GND
K17	I/O
K18	VCCA
K19	VCCA
K20	LP
L1	I/O
L2	I/O
L3	VCCA
L4	VCCA
L9	GND
L10	GND
L11	GND
L12	GND
L17	VCCI
L18	I/O
L19	I/O
L20	TCK, I/O
M1	I/O
M2	I/O
M3	I/O
M4	VCCI
M9	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
Y13	I/O
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	WD, I/O
Y19	GND
Y20	GND

Figure 52 • PG132

● Orientation Pin

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
-	PMPOUT
B2	I/O
A1	MODE
B1	I/O
D3	I/O
C2	I/O
C1	I/O
D2	I/O
D1	I/O
E2	I/O
E1	I/O
F3	I/O

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
G12	VSV
F13	I/O
F12	I/O
F11	I/O
F10	I/O
E13	I/O
D13	I/O
D12	I/O
C13	I/O
B13	I/O
D11	I/O
C12	I/O
A13	I/O
C11	I/O
B12	SDI
B11	I/O
C10	I/O
A12	I/O
A11	I/O
B10	I/O
D8	I/O
A10	I/O
C8	I/O
A9	I/O
B8	PRBA
A8	I/O
B7	CLKA
A7	I/O
B6	CLKB
A6	I/O
C6	PRBB
A5	I/O
D6	I/O
A4	I/O
B4	I/O
A3	I/O
C4	I/O