



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                           |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                  |
| Number of LABs/CLBs            | -                                                                                                                                         |
| Number of Logic Elements/Cells | -                                                                                                                                         |
| Total RAM Bits                 | -                                                                                                                                         |
| Number of I/O                  | 140                                                                                                                                       |
| Number of Gates                | 24000                                                                                                                                     |
| Voltage - Supply               | 3V ~ 3.6V, 4.5V ~ 5.5V                                                                                                                    |
| Mounting Type                  | Surface Mount                                                                                                                             |
| Operating Temperature          | -55°C ~ 125°C (TC)                                                                                                                        |
| Package / Case                 | 176-LQFP                                                                                                                                  |
| Supplier Device Package        | 176-TQFP (24x24)                                                                                                                          |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a42mx16-tq176m">https://www.e-xfl.com/product-detail/microsemi/a42mx16-tq176m</a> |

|          |                                                |     |
|----------|------------------------------------------------|-----|
|          | VCCA = 3.0 V, T <sub>J</sub> = 70°C) . . . . . | 79  |
| Table 46 | Configuration of Unused I/Os . . . . .         | 84  |
| Table 47 | PL44 . . . . .                                 | 86  |
| Table 48 | PL68 . . . . .                                 | 88  |
| Table 49 | PL84 . . . . .                                 | 90  |
| Table 50 | PQ 100 . . . . .                               | 93  |
| Table 51 | PQ144 . . . . .                                | 97  |
| Table 52 | PQ160 . . . . .                                | 102 |
| Table 53 | PQ208 . . . . .                                | 107 |
| Table 54 | PQ240 . . . . .                                | 113 |
| Table 55 | VQ80 . . . . .                                 | 120 |
| Table 56 | VQ100 . . . . .                                | 123 |
| Table 57 | TQ176 . . . . .                                | 126 |
| Table 58 | CQ208 . . . . .                                | 132 |
| Table 59 | CQ256 . . . . .                                | 138 |
| Table 60 | BG272 . . . . .                                | 145 |
| Table 61 | PG132 . . . . .                                | 153 |
| Table 62 | CQ172 . . . . .                                | 158 |

- The Transient Current, page 13 is new (SAR 36930).
- Package names were revised according to standards established in *Package Mechanical Drawings* (SAR 34774)

## 1.7 Revision 9.0



The following is a summary of the changes in revision 9.0 of this document

- In Table 20, page 23, the limits in VI were changed from -0.5 to VCCI + 0.5 to -0.5 to VCCA + 0.5
- In Table 22, page 25,  $V_{OH}$  was changed from 3.7 to 2.4 for the min in industrial and military.  $V_{IH}$  had  $V_{CCI}$  and that was changed to VCCA

## 1.8 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- The Ease of Integration, page 1 was updated
- The Temperature Grade Offerings, page 5 is new
- The Speed Grade Offerings, page 5 is new
- The General Description, page 6 was updated
- The MultiPlex I/O Modules, page 11 was updated
- The User Security, page 12 was updated
- Table 6, page 13 was updated
- The Power Dissipation, page 14 was updated.
- The Static Power Component, page 14 was updated
- The Equivalent Capacitance, page 15 was updated
- Figure 13, page 17 was updated
- Table 10, page 18 was updated.
- Figure 14, page 18 was updated.
- Table 11, page 19 was updated.

**Figure 8 • Clock Networks of 42MX Devices****Figure 9 • Quadrant Clock Network of A42MX36 Devices**

**Note:** \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

### 3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at [www.microsemi.com/soc/products/software/libero/default.aspx](http://www.microsemi.com/soc/products/software/libero/default.aspx) for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

### 3.6.1 Application Notes

- *AC278: BSDL Files Format Description*
- *AC225: Programming Antifuse Devices*
- *AC168: Implementation of Security in Microsemi Antifuse FPGAs*

### 3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

### 3.6.3 Miscellaneous

*Libero IDE Flow Diagram*

## 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

**Table 12 • Absolute Maximum Ratings for 40MX Devices\***

| Symbol           | Parameter           | Limits          | Units |
|------------------|---------------------|-----------------|-------|
| VCC              | DC Supply Voltage   | –0.5 to +7.0    | V     |
| VI               | Input Voltage       | –0.5 to VCC+0.5 | V     |
| VO               | Output Voltage      | –0.5 to VCC+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature | –65 to +150     | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 13 • Absolute Maximum Ratings for 42MX Devices\***

| Symbol           | Parameter                   | Limits           | Units |
|------------------|-----------------------------|------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | –0.5 to +7.0     | V     |
| VCCA             | DC Supply Voltage for Array | –0.5 to +7.0     | V     |
| VI               | Input Voltage               | –0.5 to VCCI+0.5 | V     |
| VO               | Output Voltage              | –0.5 to VCCI+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | –65 to +150      | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 14 • Recommended Operating Conditions**

| Parameter          | Commercial   | Industrial | Military    | Units |
|--------------------|--------------|------------|-------------|-------|
| Temperature Range* | 0 to +70     | –40 to +85 | –55 to +125 | °C    |
| VCC (40MX)         | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5  | V     |
| VCCA (42MX)        | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5  | V     |
| VCCI (42MX)        | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5  | V     |

**Note:** \* Ambient temperature ( $T_A$ ) is used for commercial and industrial grades; case temperature ( $T_C$ ) is used for military grades.

### 3.7.1 5 V TTL Electrical Specifications

The following tables show 5 V TTL electrical specifications.

**Table 15 • 5V TTL Electrical Specifications**

| Symbol                                 | Parameter                                                                                                                                                                 | Commercial |            | Commercial -F |            | Industrial |            | Military |            | Units |
|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|---------------|------------|------------|------------|----------|------------|-------|
|                                        |                                                                                                                                                                           | Min.       | Max.       | Min.          | Max.       | Min.       | Max.       | Min.     | Max.       |       |
| VOH <sup>1</sup>                       | IOH = –10 mA                                                                                                                                                              | 2.4        |            | 2.4           |            |            |            |          |            | V     |
|                                        | IOH = –4 mA                                                                                                                                                               |            |            |               |            | 3.7        |            | 3.7      |            | V     |
| VOL <sup>1</sup>                       | IOL = 10 mA                                                                                                                                                               |            | 0.5        |               | 0.5        |            |            |          |            | V     |
|                                        | IOL = 6 mA                                                                                                                                                                |            |            |               |            | 0.4        |            | 0.4      |            | V     |
| VIL                                    |                                                                                                                                                                           | –0.3       | 0.8        | –0.3          | 0.8        | –0.3       | 0.8        | –0.3     | 0.8        | V     |
| VIH (40MX)                             |                                                                                                                                                                           | 2.0        | VCC + 0.3  | 2.0           | VCC + 0.3  | 2.0        | VCC + 0.3  | 2.0      | VCC + 0.3  | V     |
| VIH (42MX) <sup>2</sup>                |                                                                                                                                                                           | 2.0        | VCCI + 0.3 | 2.0           | VCCI + 0.3 | 2.0        | VCCI + 0.3 | 2.0      | VCCI + 0.3 | V     |
| IIL                                    | VIN = 0.5 V                                                                                                                                                               |            | –10        |               | –10        |            | –10        |          | –10        | μA    |
| IIH                                    | VIN = 2.7 V                                                                                                                                                               |            | –10        |               | –10        |            | –10        |          | –10        | μA    |
| Input Transition Time, $T_R$ and $T_F$ |                                                                                                                                                                           |            | 500        |               | 500        |            | 500        |          | 500        | ns    |
| C <sub>IO</sub> I/O Capacitance        |                                                                                                                                                                           |            | 10         |               | 10         |            | 10         |          | 10         | pF    |
| Standby Current, ICC <sup>3</sup>      | A40MX02, A40MX04                                                                                                                                                          |            | 3          |               | 25         |            | 10         |          | 25         | mA    |
|                                        | A42MX09                                                                                                                                                                   |            | 5          |               | 25         |            | 25         |          | 25         | mA    |
|                                        | A42MX16                                                                                                                                                                   |            | 6          |               | 25         |            | 25         |          | 25         | mA    |
|                                        | A42MX24, A42MX36                                                                                                                                                          |            | 20         |               | 25         |            | 25         |          | 25         | mA    |
| Low power mode Standby Current         | 42MX devices only                                                                                                                                                         |            | 0.5        |               | ICC – 5.0  |            | ICC – 5.0  |          | ICC – 5.0  | mA    |
| IIO, I/O source sink current           | Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> ) |            |            |               |            |            |            |          |            |       |

1. Only one output tested at a time. VCC/VCCI = min

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

reliability. Devices should not be operated outside the recommended operating conditions.

**Table 21 • Recommended Operating Conditions**

| Parameter          | Commercial   | Industrial | Military    | Units |
|--------------------|--------------|------------|-------------|-------|
| Temperature Range* | 0 to +70     | –40 to +85 | –55 to +125 | °C    |
| VCCA               | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5  | V     |
| VCCI               | 3.14 to 3.47 | 3.0 to 3.6 | 3.0 to 3.6  | V     |

**Note:** \*Ambient temperature ( $T_A$ ) is used for commercial and industrial grades; case temperature ( $T_C$ ) is used for military grades.

### 3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

**Table 25 • DC Specification (3.3 V PCI Signaling)<sup>1</sup>**

| Symbol           | Parameter                  | Condition         | PCI  |           | MX   |                     | Units |
|------------------|----------------------------|-------------------|------|-----------|------|---------------------|-------|
|                  |                            |                   | Min. | Max.      | Min. | Max.                |       |
| VCCI             | Supply Voltage for I/Os    |                   | 3.0  | 3.6       | 3.0  | 3.6 <sup>2</sup>    | V     |
| VIH              | Input High Voltage         |                   | 0.5  | VCC + 0.5 | 0.5  | VCCI + 0.3          | V     |
| VIL              | Input Low Voltage          |                   | −0.5 | 0.8       | −0.3 | 0.8                 | V     |
| IIH              | Input High Leakage Current | VIN = 2.7 V       |      | 70        |      | 10                  | μA    |
| IIL              | Input Leakage Current      |                   |      | −70       |      | −10                 | μA    |
| VOH              | Output High Voltage        | IOUT = −2 mA      | 0.9  |           | 3.3  |                     | V     |
| VOL              | Output Low Voltage         | IOUT = 3 mA, 6 mA |      | 0.1       |      | 0.1 VCCI            | V     |
| CIN              | Input Pin Capacitance      |                   |      | 10        |      | 10                  | pF    |
| CLK              | CLK Pin Capacitance        |                   | 5    | 12        |      | 10                  | pF    |
| L <sub>PIN</sub> | Pin Inductance             |                   |      | 20        |      | < 8 nH <sup>3</sup> | nH    |

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.


2. Maximum rating for VCCI −0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

**Table 26 • AC Specifications for (3.3 V PCI Signaling)\***

| Symbol   | Parameter             | Condition           | PCI                     |      | MX   |      | Units |
|----------|-----------------------|---------------------|-------------------------|------|------|------|-------|
|          |                       |                     | Min.                    | Max. | Min. | Max. |       |
| ICL      | Low Clamp Current     | −5 < VIN ≤ −1       | −25 + (VIN + 1) / 0.015 |      | −60  | −10  | mA    |
| Slew (r) | Output Rise Slew Rate | 0.2 V to 0.6 V load | 1                       | 4    | 1.8  | 2.8  | V/ns  |
| Slew (f) | Output Fall Slew Rate | 0.6 V to 0.2 V load | 1                       | 4    | 2.8  | 4.0  | V/ns  |

**Note:** \*PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

**Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)**

**Note:** 1. Load-dependent

**Note:** 2. Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                      | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|----------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                      | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>1</sup> |                      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH     |          | 3.9  |          | 4.5  |          | 5.1  |           | 6.05 |          | 8.5  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW      |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW  |          | 4.9  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z |          | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.0 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z  |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                       | Delta LOW to HIGH    |          | 0.03 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                       | Delta HIGH to LOW    |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                     | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|-------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays                    |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                       |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>PD2</sub>                                   | Dual-Module Macros                  |          | 3.7  |          | 4.3  |          | 4.9  |           | 5.7  |          | 8.0  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q               |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                        |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q        |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| Logic Module Predicted Routing Delays <sup>1</sup> |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay                |          | 1.9  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay                |          | 2.7  |          | 3.1  |          | 3.5  |           | 4.1  |          | 5.7  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay                |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay                |          | 4.1  |          | 4.8  |          | 5.4  |           | 6.3  |          | 8.9  | ns    |
| t <sub>RD8</sub>                                   | FO = 8 Routing Delay                |          | 7.1  |          | 8.1  |          | 9.2  |           | 10.9 |          | 15.2 | ns    |
| Logic Module Sequential Timing <sup>2</sup>        |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                   | Flip-Flop (Latch) Data Input Set-Up |          | 4.3  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HD</sub> <sup>3</sup>                       | Flip-Flop (Latch) Data Input Hold   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>SUENA</sub>                                 | Flip-Flop (Latch) Enable Set-Up     |          | 4.3  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HENA</sub>                                  | Flip-Flop (Latch) Enable Hold       | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                  |                                               | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------------|-----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                          |                                               | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>RD3</sub>                                         | FO = 3 Routing Delay                          |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>RD4</sub>                                         | FO = 4 Routing Delay                          |          | 1.6  |          | 1.7  |          | 2.0  |           | 2.3  |          | 3.2  | ns    |
| t <sub>RD8</sub>                                         | FO = 8 Routing Delay                          |          | 2.6  |          | 2.9  |          | 3.2  |           | 3.8  |          | 5.3  | ns    |
| <b>Logic Module Sequential Timing<sup>3,4</sup></b>      |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                         | Flip-Flop (Latch)<br>Data Input Set-Up        |          | 0.3  |          | 0.4  |          | 0.4  |           | 0.5  |          | 0.7  | ns    |
| t <sub>HD</sub>                                          | Flip-Flop (Latch) Data Input Hold             |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>SUENA</sub>                                       | Flip-Flop (Latch) Enable Set-Up               |          | 0.7  |          | 0.8  |          | 0.9  |           | 1.0  |          | 1.4  | ns    |
| t <sub>HENA</sub>                                        | Flip-Flop (Latch) Enable Hold                 |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch)<br>Clock Active Pulse Width |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.0  |          | 7.1  | ns    |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch)<br>Asynchronous Pulse Width |          | 4.5  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>A</sub>                                           | Flip-Flop Clock Input Period                  |          | 6.8  |          | 7.6  |          | 8.6  |           | 10.1 |          | 14.1 | ns    |
| t <sub>INH</sub>                                         | Input Buffer Latch Hold                       |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>INSU</sub>                                        | Input Buffer Latch Set-Up                     |          | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns    |
| t <sub>OUTH</sub>                                        | Output Buffer Latch Hold                      |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>OUTSU</sub>                                       | Output Buffer Latch Set-Up                    |          | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns    |
| f <sub>MAX</sub>                                         | Flip-Flop (Latch) Clock Frequency             |          | 215  |          | 195  |          | 179  |           | 156  |          | 94   | MHz   |
| <b>Input Module Propagation Delays</b>                   |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                        | Pad-to-Y HIGH                                 |          | 1.1  |          | 1.2  |          | 1.3  |           | 1.6  |          | 2.2  | ns    |
| t <sub>INYL</sub>                                        | Pad-to-Y LOW                                  |          | 0.8  |          | 0.9  |          | 1.0  |           | 1.2  |          | 1.7  | ns    |
| t <sub>INGH</sub>                                        | G to Y HIGH                                   |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 2.9  | ns    |
| t <sub>INGL</sub>                                        | G to Y LOW                                    |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 2.9  | ns    |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                        | FO = 1 Routing Delay                          |          | 1.8  |          | 2.0  |          | 2.3  |           | 2.7  |          | 4.0  | ns    |
| t <sub>IRD2</sub>                                        | FO = 2 Routing Delay                          |          | 2.1  |          | 2.3  |          | 2.6  |           | 3.1  |          | 4.3  | ns    |
| t <sub>IRD3</sub>                                        | FO = 3 Routing Delay                          |          | 2.3  |          | 2.6  |          | 3.0  |           | 3.5  |          | 4.9  | ns    |
| t <sub>IRD4</sub>                                        | FO = 4 Routing Delay                          |          | 2.6  |          | 3.0  |          | 3.3  |           | 3.9  |          | 5.4  | ns    |
| t <sub>IRD8</sub>                                        | FO = 8 Routing Delay                          |          | 3.6  |          | 4.0  |          | 4.6  |           | 5.4  |          | 7.5  | ns    |
| <b>Global Clock Network</b>                              |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                         | Input LOW to HIGH                             | FO = 32  | 2.6  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.4  | ns    |
|                                                          |                                               | FO = 384 | 2.9  |          | 3.2  |          | 3.6  |           | 4.3  |          | 6.0  | ns    |
| t <sub>CKL</sub>                                         | Input HIGH to LOW                             | FO = 32  | 3.8  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
|                                                          |                                               | FO = 384 | 4.5  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>PWH</sub>                                         | Minimum Pulse Width<br>HIGH                   | FO = 32  | 3.2  |          | 3.5  |          | 4.0  |           | 4.7  |          | 6.6  | ns    |
|                                                          |                                               | FO = 384 | 3.7  |          | 4.1  |          | 4.6  |           | 5.4  |          | 7.6  | ns    |

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                             |          | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|----------------------------------------------------|-----------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                             |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Predicted Routing Delays <sup>2</sup> |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay        |          | 2.6      |      | 2.9      |      | 3.2      |      | 3.8       |      | 5.3      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay        |          | 2.9      |      | 3.2      |      | 3.6      |      | 4.3       |      | 6.0      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay        |          | 3.2      |      | 3.6      |      | 4.0      |      | 4.8       |      | 6.6      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay        |          | 3.5      |      | 3.9      |      | 4.4      |      | 5.2       |      | 7.3      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay        |          | 4.8      |      | 5.3      |      | 6.1      |      | 7.1       |      | 10.0     |      | ns    |
| Global Clock Network                               |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH           | FO = 32  | 4.4      |      | 4.8      |      | 5.5      |      | 6.5       |      | 9.1      |      | ns    |
|                                                    |                             | FO = 486 | 4.8      |      | 5.3      |      | 6.0      |      | 7.1       |      | 10.0     |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW           | FO = 32  | 5.1      |      | 5.7      |      | 6.4      |      | 7.6       |      | 10.6     |      | ns    |
|                                                    |                             | FO = 486 | 6.0      |      | 6.6      |      | 7.5      |      | 8.8       |      | 12.4     |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH    | FO = 32  | 3.0      |      | 3.3      |      | 3.8      |      | 4.5       |      | 6.3      |      | ns    |
|                                                    |                             | FO = 486 | 3.3      |      | 3.7      |      | 4.2      |      | 4.9       |      | 6.9      |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW     | FO = 32  | 3.0      |      | 3.4      |      | 3.8      |      | 4.5       |      | 6.3      |      | ns    |
|                                                    |                             | FO = 486 | 3.3      |      | 3.7      |      | 4.2      |      | 4.9       |      | 6.9      |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                | FO = 32  | 0.8      |      | 0.8      |      | 1.0      |      | 1.1       |      | 1.6      |      | ns    |
|                                                    |                             | FO = 486 | 0.8      |      | 0.8      |      | 1.0      |      | 1.1       |      | 1.6      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                                    |                             | FO = 486 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| TTL Output Module Timing <sup>5</sup>              |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                                   | Data-to-Pad HIGH            |          | 3.4      |      | 3.8      |      | 4.3      |      | 5.0       |      | 7.1      |      | ns    |
| t <sub>DHL</sub>                                   | Data-to-Pad LOW             |          | 4.0      |      | 4.4      |      | 5.0      |      | 5.9       |      | 8.3      |      | ns    |
| t <sub>ENZH</sub>                                  | Enable Pad Z to HIGH        |          | 3.6      |      | 4.0      |      | 4.5      |      | 5.3       |      | 7.4      |      | ns    |
| t <sub>ENZL</sub>                                  | Enable Pad Z to LOW         |          | 3.9      |      | 4.4      |      | 5.0      |      | 5.8       |      | 8.2      |      | ns    |
| t <sub>ENHZ</sub>                                  | Enable Pad HIGH to Z        |          | 7.2      |      | 8.0      |      | 9.1      |      | 10.7      |      | 14.9     |      | ns    |
| t <sub>ENLZ</sub>                                  | Enable Pad LOW to Z         |          | 6.7      |      | 7.5      |      | 8.5      |      | 9.9       |      | 13.9     |      | ns    |
| t <sub>GLH</sub>                                   | G-to-Pad HIGH               |          | 4.8      |      | 5.3      |      | 6.0      |      | 7.2       |      | 10.0     |      | ns    |
| t <sub>GHL</sub>                                   | G-to-Pad LOW                |          | 4.8      |      | 5.3      |      | 6.0      |      | 7.2       |      | 10.0     |      | ns    |
| t <sub>LSU</sub>                                   | I/O Latch Output Set-Up     |          | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

**TDI, I/O Test Data In**

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

**TDO, I/O Test Data Out**

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

**TMS, I/O Test Mode Select**

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a 10k $\Omega$  pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

**VCC, Supply Voltage**

Input supply voltage for 40MX devices

**VCCA, Supply Voltage**

Supply voltage for array in 42MX devices

**VCCI, Supply Voltage**

Supply voltage for I/Os in 42MX devices

**WD, I/O Wide Decode Output**

When a wide decode module is used in a 42MX device this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.

**Table 51 • PQ144**

| <b>PQ144</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| 6                 | I/O                     |
| 7                 | I/O                     |
| 8                 | I/O                     |
| 9                 | GNDQ                    |
| 10                | GNDI                    |
| 11                | NC                      |
| 12                | I/O                     |
| 13                | I/O                     |
| 14                | I/O                     |
| 15                | I/O                     |
| 16                | I/O                     |
| 17                | I/O                     |
| 18                | VSV                     |
| 19                | VCC                     |
| 20                | VCCI                    |
| 21                | NC                      |
| 22                | I/O                     |
| 23                | I/O                     |
| 24                | I/O                     |
| 25                | I/O                     |
| 26                | I/O                     |
| 27                | I/O                     |
| 28                | GND                     |
| 29                | GNDI                    |
| 30                | NC                      |
| 31                | I/O                     |
| 32                | I/O                     |
| 33                | I/O                     |
| 34                | I/O                     |
| 35                | I/O                     |
| 36                | I/O                     |
| 37                | BININ                   |
| 38                | BINOUT                  |
| 39                | I/O                     |
| 40                | I/O                     |
| 41                | I/O                     |
| 42                | I/O                     |

**Table 51 • PQ144**

| <b>PQ144</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| 43                | I/O                     |
| 44                | GNDQ                    |
| 45                | GNDI                    |
| 46                | NC                      |
| 47                | I/O                     |
| 48                | I/O                     |
| 49                | I/O                     |
| 50                | I/O                     |
| 51                | I/O                     |
| 52                | I/O                     |
| 53                | I/O                     |
| 54                | VCC                     |
| 55                | VCCI                    |
| 56                | NC                      |
| 57                | I/O                     |
| 58                | I/O                     |
| 59                | I/O                     |
| 60                | I/O                     |
| 61                | I/O                     |
| 62                | I/O                     |
| 63                | I/O                     |
| 64                | GND                     |
| 65                | GNDI                    |
| 66                | I/O                     |
| 67                | I/O                     |
| 68                | I/O                     |
| 69                | I/O                     |
| 70                | I/O                     |
| 71                | SDO                     |
| 72                | I/O                     |
| 73                | I/O                     |
| 74                | I/O                     |
| 75                | I/O                     |
| 76                | I/O                     |
| 77                | I/O                     |
| 78                | I/O                     |
| 79                | GNDQ                    |

**Table 52 • PQ160**

| <b>PQ160</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 95                | I/O                     | I/O                     | I/O                     |
| 96                | I/O                     | I/O                     | WD, I/O                 |
| 97                | I/O                     | I/O                     | I/O                     |
| 98                | VCCA                    | VCCA                    | VCCA                    |
| 99                | GND                     | GND                     | GND                     |
| 100               | NC                      | I/O                     | I/O                     |
| 101               | I/O                     | I/O                     | I/O                     |
| 102               | I/O                     | I/O                     | I/O                     |
| 103               | NC                      | I/O                     | I/O                     |
| 104               | I/O                     | I/O                     | I/O                     |
| 105               | I/O                     | I/O                     | I/O                     |
| 106               | I/O                     | I/O                     | WD, I/O                 |
| 107               | I/O                     | I/O                     | WD, I/O                 |
| 108               | I/O                     | I/O                     | I/O                     |
| 109               | GND                     | GND                     | GND                     |
| 110               | NC                      | I/O                     | I/O                     |
| 111               | I/O                     | I/O                     | WD, I/O                 |
| 112               | I/O                     | I/O                     | WD, I/O                 |
| 113               | I/O                     | I/O                     | I/O                     |
| 114               | NC                      | VCCI                    | VCCI                    |
| 115               | I/O                     | I/O                     | WD, I/O                 |
| 116               | NC                      | I/O                     | WD, I/O                 |
| 117               | I/O                     | I/O                     | I/O                     |
| 118               | I/O                     | I/O                     | TDI, I/O                |
| 119               | I/O                     | I/O                     | TMS, I/O                |
| 120               | GND                     | GND                     | GND                     |
| 121               | I/O                     | I/O                     | I/O                     |
| 122               | I/O                     | I/O                     | I/O                     |
| 123               | I/O                     | I/O                     | I/O                     |
| 124               | NC                      | I/O                     | I/O                     |
| 125               | GND                     | GND                     | GND                     |
| 126               | I/O                     | I/O                     | I/O                     |
| 127               | I/O                     | I/O                     | I/O                     |
| 128               | I/O                     | I/O                     | I/O                     |
| 129               | NC                      | I/O                     | I/O                     |
| 130               | GND                     | GND                     | GND                     |
| 131               | I/O                     | I/O                     | I/O                     |

**Table 53 • PQ208**

| <b>PQ208</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> | <b>A42MX36 Function</b> |
| 169               | I/O                     | WD, I/O                 | WD, I/O                 |
| 170               | I/O                     | I/O                     | I/O                     |
| 171               | NC                      | I/O                     | QCLKD, I/O              |
| 172               | I/O                     | I/O                     | I/O                     |
| 173               | I/O                     | I/O                     | I/O                     |
| 174               | I/O                     | I/O                     | I/O                     |
| 175               | I/O                     | I/O                     | I/O                     |
| 176               | I/O                     | WD, I/O                 | WD, I/O                 |
| 177               | I/O                     | WD, I/O                 | WD, I/O                 |
| 178               | PRA, I/O                | PRA, I/O                | PRA, I/O                |
| 179               | I/O                     | I/O                     | I/O                     |
| 180               | CLKA, I/O               | CLKA, I/O               | CLKA, I/O               |
| 181               | NC                      | I/O                     | I/O                     |
| 182               | NC                      | VCCI                    | VCCI                    |
| 183               | VCCA                    | VCCA                    | VCCA                    |
| 184               | GND                     | GND                     | GND                     |
| 185               | I/O                     | I/O                     | I/O                     |
| 186               | CLKB, I/O               | CLKB, I/O               | CLKB, I/O               |
| 187               | I/O                     | I/O                     | I/O                     |
| 188               | PRB, I/O                | PRB, I/O                | PRB, I/O                |
| 189               | I/O                     | I/O                     | I/O                     |
| 190               | I/O                     | WD, I/O                 | WD, I/O                 |
| 191               | I/O                     | WD, I/O                 | WD, I/O                 |
| 192               | I/O                     | I/O                     | I/O                     |
| 193               | NC                      | I/O                     | I/O                     |
| 194               | NC                      | WD, I/O                 | WD, I/O                 |
| 195               | NC                      | WD, I/O                 | WD, I/O                 |
| 196               | I/O                     | I/O                     | QCLKC, I/O              |
| 197               | NC                      | I/O                     | I/O                     |
| 198               | I/O                     | I/O                     | I/O                     |
| 199               | I/O                     | I/O                     | I/O                     |
| 200               | I/O                     | I/O                     | I/O                     |
| 201               | NC                      | I/O                     | I/O                     |
| 202               | VCCI                    | VCCI                    | VCCI                    |
| 203               | I/O                     | WD, I/O                 | WD, I/O                 |
| 204               | I/O                     | WD, I/O                 | WD, I/O                 |
| 205               | I/O                     | I/O                     | I/O                     |

**Table 56 • VQ100**

| <b>VQ100</b>      |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A42MX09<br/>Function</b> | <b>A42MX16<br/>Function</b> |
| 21                | I/O                         | I/O                         |
| 22                | I/O                         | I/O                         |
| 23                | I/O                         | I/O                         |
| 24                | I/O                         | I/O                         |
| 25                | I/O                         | I/O                         |
| 26                | I/O                         | I/O                         |
| 27                | I/O                         | I/O                         |
| 28                | I/O                         | I/O                         |
| 29                | I/O                         | I/O                         |
| 30                | I/O                         | I/O                         |
| 31                | I/O                         | I/O                         |
| 32                | GND                         | GND                         |
| 33                | I/O                         | I/O                         |
| 34                | I/O                         | I/O                         |
| 35                | I/O                         | I/O                         |
| 36                | I/O                         | I/O                         |
| 37                | I/O                         | I/O                         |
| 38                | VCCA                        | VCCA                        |
| 39                | I/O                         | I/O                         |
| 40                | I/O                         | I/O                         |
| 41                | I/O                         | I/O                         |
| 42                | I/O                         | I/O                         |
| 43                | I/O                         | I/O                         |
| 44                | GND                         | GND                         |
| 45                | I/O                         | I/O                         |
| 46                | I/O                         | I/O                         |
| 47                | I/O                         | I/O                         |
| 48                | I/O                         | I/O                         |
| 49                | I/O                         | I/O                         |
| 50                | SDO, I/O                    | SDO, I/O                    |
| 51                | I/O                         | I/O                         |
| 52                | I/O                         | I/O                         |
| 53                | I/O                         | I/O                         |
| 54                | I/O                         | I/O                         |
| 55                | GND                         | GND                         |
| 56                | I/O                         | I/O                         |

**Table 56 • VQ100**

| <b>VQ100</b>      |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A42MX09<br/>Function</b> | <b>A42MX16<br/>Function</b> |
| 57                | I/O                         | I/O                         |
| 58                | I/O                         | I/O                         |
| 59                | I/O                         | I/O                         |
| 60                | I/O                         | I/O                         |
| 61                | I/O                         | I/O                         |
| 62                | LP                          | LP                          |
| 63                | VCCA                        | VCCA                        |
| 64                | VCCI                        | VCCI                        |
| 65                | VCCA                        | VCCA                        |
| 66                | I/O                         | I/O                         |
| 67                | I/O                         | I/O                         |
| 68                | I/O                         | I/O                         |
| 69                | I/O                         | I/O                         |
| 70                | GND                         | GND                         |
| 71                | I/O                         | I/O                         |
| 72                | I/O                         | I/O                         |
| 73                | I/O                         | I/O                         |
| 74                | I/O                         | I/O                         |
| 75                | I/O                         | I/O                         |
| 76                | I/O                         | I/O                         |
| 77                | SDI, I/O                    | SDI, I/O                    |
| 78                | I/O                         | I/O                         |
| 79                | I/O                         | I/O                         |
| 80                | I/O                         | I/O                         |
| 81                | I/O                         | I/O                         |
| 82                | GND                         | GND                         |
| 83                | I/O                         | I/O                         |
| 84                | I/O                         | I/O                         |
| 85                | PRA, I/O                    | PRA, I/O                    |
| 86                | I/O                         | I/O                         |
| 87                | CLKA, I/O                   | CLKA, I/O                   |
| 88                | VCCA                        | VCCA                        |
| 89                | I/O                         | I/O                         |
| 90                | CLKB, I/O                   | CLKB, I/O                   |
| 91                | I/O                         | I/O                         |
| 92                | PRB, I/O                    | PRB, I/O                    |

Figure 50 • CQ256




Table 59 • CQ256

| CQ256      |                  |
|------------|------------------|
| Pin Number | A42MX36 Function |
| 1          | NC               |
| 2          | GND              |
| 3          | I/O              |
| 4          | I/O              |
| 5          | I/O              |
| 6          | I/O              |
| 7          | I/O              |
| 8          | I/O              |
| 9          | I/O              |
| 10         | GND              |
| 11         | I/O              |
| 12         | I/O              |
| 13         | I/O              |
| 14         | I/O              |
| 15         | I/O              |
| 16         | I/O              |
| 17         | I/O              |
| 18         | I/O              |
| 19         | I/O              |
| 20         | I/O              |
| 21         | I/O              |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| N10               | I/O                     |
| M10               | I/O                     |
| N11               | I/O                     |
| L10               | I/O                     |
| M11               | I/O                     |
| N12               | SDO                     |
| M12               | I/O                     |
| L11               | I/O                     |
| N13               | I/O                     |
| M13               | I/O                     |
| K11               | I/O                     |
| L12               | I/O                     |
| L13               | I/O                     |
| K13               | I/O                     |
| H10               | I/O                     |
| J12               | I/O                     |
| J13               | I/O                     |
| H11               | I/O                     |
| H12               | I/O                     |
| H13               | VKS                     |
| G13               | VPP                     |