



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 83 |
| Number of Gates | 24000 |
| Voltage - Supply | 3V ~ 3.6V, 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-VQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-vq100m |

3 40MX and 42MX FPGAs

3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45 μ m triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.


3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.


Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

Figure 10 • 42MX I/O Module



Note: *Can be configured as a Latch or D Flip-Flop (Using C-Module)

Figure 11 • PCI Output Structure of A42MX24 and A42MX36 Devices



3.3 Other Architectural Features

The following sections cover other architectural features of 40MX and 42MX FPGAs.

3.3.1 Performance

MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not require auxiliary configuration devices and thus are an optimal platform to integrate the functionality contained in multiple programmable logic devices. In addition, designs that previously would have required a gate array to meet performance can be integrated into an MX device with improvements in cost and time-to-market. Using timing-driven place-and-route (TDPR) tools, designers can achieve highly deterministic device performance.

3.3.2 User Security

Microsemi FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and protect against unauthorized users attempting to access the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs protected with the highest level of security available from both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

3.3.3 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor is designed to allow concurrent programming of multiple units from the same PC.

Figure 22 • AC Test Loads




Figure 23 • Input Buffer Delays





Figure 24 • Module Delays



approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.


3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

Table 28 • 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $V_{CCA} = 5.0 \text{ V}$)

| | | Temperature | | | | | | |
|--------------|--|-------------|-------|------|------|------|------|-------|
| 42MX Voltage | | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C |
| 4.50 | | 0.93 | 0.95 | 1.05 | 1.09 | 1.25 | 1.29 | 1.41 |
| 4.75 | | 0.88 | 0.90 | 1.00 | 1.03 | 1.18 | 1.22 | 1.34 |
| 5.00 | | 0.85 | 0.87 | 0.96 | 1.00 | 1.15 | 1.18 | 1.29 |
| 5.25 | | 0.84 | 0.86 | 0.95 | 0.97 | 1.12 | 1.14 | 1.28 |
| 5.50 | | 0.83 | 0.85 | 0.94 | 0.96 | 1.10 | 1.13 | 1.26 |

Figure 34 • 42MX Junction Temperature and Voltage Derating Curves
(Normalized to $T_J = 25^\circ\text{C}$, $V_{CCA} = 5.0 \text{ V}$)



Note: This derating factor applies to all routing and propagation delays

Table 29 • 40MX Temperature and Voltage Derating Factor (Normalized to $T_J = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$)

| | | Temperature | | | | | | |
|--------------|--|-------------|-------|------|------|------|------|-------|
| 40MX Voltage | | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C |
| 4.50 | | 0.89 | 0.93 | 1.02 | 1.09 | 1.25 | 1.31 | 1.45 |
| 4.75 | | 0.84 | 0.88 | 0.97 | 1.03 | 1.18 | 1.24 | 1.37 |
| 5.00 | | 0.82 | 0.85 | 0.94 | 1.00 | 1.15 | 1.20 | 1.33 |
| 5.25 | | 0.80 | 0.82 | 0.91 | 0.97 | 1.12 | 1.16 | 1.29 |
| 5.50 | | 0.79 | 0.82 | 0.90 | 0.96 | 1.10 | 1.15 | 1.28 |

Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|-----------------------------------------------------------|--------------------------|----------|----------|------|----------|------|-----------|------|----------|------|---------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INYH} | Pad-to-Y HIGH | | 0.7 | | 0.8 | | 0.9 | | 1.1 | | 1.5 ns |
| t _{INYL} | Pad-to-Y LOW | | 0.6 | | 0.7 | | 0.8 | | 1.0 | | 1.3 ns |
| Input Module Predicted Routing Delays ¹ | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.1 | | 2.4 | | 2.2 | | 3.2 | | 4.5 ns |
| t _{IRD2} | FO = 2 Routing Delay | | 2.6 | | 3.0 | | 3.4 | | 4.0 | | 5.6 ns |
| t _{IRD3} | FO = 3 Routing Delay | | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| t _{IRD4} | FO = 4 Routing Delay | | 3.6 | | 4.2 | | 4.8 | | 5.6 | | 7.8 ns |
| t _{IRD8} | FO = 8 Routing Delay | | 5.7 | | 6.6 | | 7.5 | | 8.8 | | 12.4 ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input Low to HIGH | FO = 16 | 4.6 | | 5.3 | | 6.0 | | 7.0 | | 9.8 ns |
| | | FO = 128 | 4.6 | | 5.3 | | 6.0 | | 7.0 | | 9.8 |
| t _{CKL} | Input High to LOW | FO = 16 | 4.8 | | 5.6 | | 6.3 | | 7.4 | | 10.4 ns |
| | | FO = 128 | 4.8 | | 5.6 | | 6.3 | | 7.4 | | 10.4 |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 16 | 2.2 | | 2.6 | | 2.9 | | 3.4 | | 4.8 ns |
| | | FO = 128 | 2.4 | | 2.7 | | 3.1 | | 3.6 | | 5.1 |
| t _{PWL} | Minimum Pulse Width LOW | FO = 16 | 2.2 | | 2.6 | | 2.9 | | 3.4 | | 4.8 ns |
| | | FO = 128 | 2.4 | | 2.7 | | 3.01 | | 3.6 | | 5.1 |
| t _{CKSW} | Maximum Skew | FO = 16 | 0.4 | | 0.5 | | 0.5 | | 0.6 | | 0.8 ns |
| | | FO = 128 | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 1.2 |
| t _P | Minimum Period | FO = 16 | 4.7 | | 5.4 | | 6.1 | | 7.2 | | 10.0 ns |
| | | FO = 128 | 4.8 | | 5.6 | | 6.3 | | 7.5 | | 10.4 |
| f _{MAX} | Maximum Frequency | FO = 16 | 188 | | 175 | | 160 | | 139 | | 83 MHz |
| | | FO = 128 | 181 | | 168 | | 154 | | 134 | | 80 |

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|----------------------------------------------------|----------------------------------------------|---------|----------|------|----------|------|-----------|------|----------|------|---------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RD1} | FO = 1 Routing Delay | | 2.0 | | 2.2 | | 2.5 | | 3.0 | | 4.2 ns |
| t _{RD2} | FO = 2 Routing Delay | | 2.7 | | 3.1 | | 3.5 | | 4.1 | | 5.7 ns |
| t _{RD3} | FO = 3 Routing Delay | | 3.4 | | 3.9 | | 4.4 | | 5.2 | | 7.3 ns |
| t _{RD4} | FO = 4 Routing Delay | | 4.2 | | 4.8 | | 5.4 | | 6.3 | | 8.9 ns |
| t _{RD8} | FO = 8 Routing Delay | | 7.1 | | 8.2 | | 9.2 | | 10.9 | | 15.2 ns |
| Logic Module Sequential Timing ² | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | | 4.3 | | 4.9 | | 5.6 | | 6.6 | | 9.2 ns |
| t _{HD} ³ | Flip-Flop (Latch) Data Input Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 4.3 | | 4.9 | | 5.6 | | 6.6 | | 9.2 | ns |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | | 4.6 | | 5.3 | | 6.0 | | 7.0 | | 9.8 ns |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | | 4.6 | | 5.3 | | 6.0 | | 7.0 | | 9.8 ns |
| t _A | Flip-Flop Clock Input Period | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 | ns |
| f _{MAX} | Flip-Flop (Latch) Clock Frequency (FO = 128) | | 109 | | 101 | | 92 | | 80 | | 48 MHz |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INYH} | Pad-to-Y HIGH | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 ns |
| t _{INYL} | Pad-to-Y LOW | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.9 ns |
| Input Module Predicted Routing Delays ¹ | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.9 | | 3.4 | | 3.8 | | 4.5 | | 6.3 ns |
| t _{IRD2} | FO = 2 Routing Delay | | 3.6 | | 4.2 | | 4.8 | | 5.6 | | 7.8 ns |
| t _{IRD3} | FO = 3 Routing Delay | | 4.4 | | 5.0 | | 5.7 | | 6.7 | | 9.4 ns |
| t _{IRD4} | FO = 4 Routing Delay | | 5.1 | | 5.9 | | 6.7 | | 7.8 | | 11.0 ns |
| t _{IRD8} | FO = 8 Routing Delay | | 8.0 | | 9.26 | | 10.5 | | 12.6 | | 17.3 ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH FO = 16 | | 6.4 | | 7.4 | | 8.3 | | 9.8 | | 13.7 ns |
| | FO = 128 | | 6.4 | | 7.4 | | 8.3 | | 9.8 | | 13.7 |
| t _{CKL} | Input HIGH to LOW FO = 16 | | 6.7 | | 7.8 | | 8.8 | | 10.4 | | 14.5 ns |
| | FO = 128 | | 6.7 | | 7.8 | | 8.8 | | 10.4 | | 14.5 |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | FO = 128 | | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{PWL} | Minimum Pulse Width LOW | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | FO = 128 | | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{CKSW} | Maximum Skew | FO = 16 | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.2 ns |
| | FO = 128 | | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.6 |

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|----------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _P Minimum Period | FO = 16 | 6.5 | | 7.5 | | 8.5 | | 10.1 | | 14.1 | ns |
| | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 | |
| f _{MAX} Maximum Frequency | FO = 16 | | 113 | | 105 | | 96 | | 83 | 50 | MHz |
| | FO = 128 | | 109 | | 101 | | 92 | | 80 | 48 | |
| TTL Output Module Timing ⁴ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 4.7 | | 5.4 | | 6.1 | | 7.2 | 10.0 | ns |
| t _{DHL} Data-to-Pad LOW | | | 5.6 | | 6.4 | | 7.3 | | 8.6 | 12.0 | ns |
| t _{ENZH} Enable Pad Z to HIGH | | | 5.2 | | 6.0 | | 6.8 | | 8.1 | 11.3 | ns |
| t _{ENZL} Enable Pad Z to LOW | | | 6.6 | | 7.6 | | 8.6 | | 10.1 | 14.1 | ns |
| t _{ENHZ} Enable Pad HIGH to Z | | | 11.1 | | 12.8 | | 14.5 | | 17.1 | 23.9 | ns |
| t _{ENLZ} Enable Pad LOW to Z | | | 8.2 | | 9.5 | | 10.7 | | 12.6 | 17.7 | ns |
| d _{TLH} Delta LOW to HIGH | | | 0.03 | | 0.03 | | 0.04 | | 0.04 | 0.06 | ns/pF |
| d _{THL} Delta HIGH to LOW | | | 0.04 | | 0.04 | | 0.05 | | 0.06 | 0.08 | ns/pF |

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---------------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{HENA} Flip-Flop (Latch) Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns |
| t _{WCLKA} Flip-Flop (Latch) Clock Active Pulse Width | 3.3 | 3.8 | 4.3 | 5.0 | 5.0 | 7.0 | 7.0 | 7.0 | 7.0 | 7.0 | ns |
| t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width | 3.3 | 3.8 | 4.3 | 5.0 | 5.0 | 7.0 | 7.0 | 7.0 | 7.0 | 7.0 | ns |
| t _A Flip-Flop Clock Input Period | 4.8 | 5.6 | 6.3 | 7.5 | 7.5 | 10.4 | 10.4 | 10.4 | 10.4 | 10.4 | ns |
| f _{MAX} Flip-Flop (Latch) Clock Frequency (FO = 128) | 181 | 167 | 154 | 134 | 134 | 80 | 80 | 80 | 80 | 80 | MHz |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INYH} Pad-to-Y HIGH | 0.7 | 0.8 | 0.9 | 1.1 | 1.1 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | ns |
| t _{INYL} Pad-to-Y LOW | 0.6 | 0.7 | 0.8 | 1.0 | 1.0 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 | ns |
| Input Module Predicted Routing Delays ¹ | | | | | | | | | | | |
| t _{IRD1} FO = 1 Routing Delay | 2.1 | 2.4 | 2.2 | 3.2 | 3.2 | 4.5 | 4.5 | 4.5 | 4.5 | 4.5 | ns |
| t _{IRD2} FO = 2 Routing Delay | 2.6 | 3.0 | 3.4 | 4.0 | 4.0 | 5.6 | 5.6 | 5.6 | 5.6 | 5.6 | ns |
| t _{IRD3} FO = 3 Routing Delay | 3.1 | 3.6 | 4.1 | 4.8 | 4.8 | 6.7 | 6.7 | 6.7 | 6.7 | 6.7 | ns |
| t _{IRD4} FO = 4 Routing Delay | 3.6 | 4.2 | 4.8 | 5.6 | 5.6 | 7.8 | 7.8 | 7.8 | 7.8 | 7.8 | ns |
| t _{IRD8} FO = 8 Routing Delay | 5.7 | 6.6 | 7.5 | 8.8 | 8.8 | 12.4 | 12.4 | 12.4 | 12.4 | 12.4 | ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} Input Low to HIGH | FO = 16 | 4.6 | 5.3 | 6.0 | 7.0 | 9.8 | 9.8 | 9.8 | 9.8 | 9.8 | ns |
| | FO = 128 | 4.6 | 5.3 | 6.0 | 7.0 | 9.8 | 9.8 | 9.8 | 9.8 | 9.8 | ns |
| t _{CKL} Input High to LOW | FO = 16 | 4.8 | 5.6 | 6.3 | 7.4 | 10.4 | 10.4 | 10.4 | 10.4 | 10.4 | ns |
| | FO = 128 | 4.8 | 5.6 | 6.3 | 7.4 | 10.4 | 10.4 | 10.4 | 10.4 | 10.4 | ns |
| t _{PWH} Minimum Pulse Width HIGH | FO = 16 | 2.2 | 2.6 | 2.9 | 3.4 | 4.8 | 4.8 | 4.8 | 4.8 | 4.8 | ns |
| | FO = 128 | 2.4 | 2.7 | 3.1 | 3.6 | 5.1 | 5.1 | 5.1 | 5.1 | 5.1 | ns |
| t _{PWL} Minimum Pulse Width LOW | FO = 16 | 2.2 | 2.6 | 2.9 | 3.4 | 4.8 | 4.8 | 4.8 | 4.8 | 4.8 | ns |
| | FO = 128 | 2.4 | 2.7 | 3.01 | 3.6 | 5.1 | 5.1 | 5.1 | 5.1 | 5.1 | ns |
| t _{CKSW} Maximum Skew | FO = 16 | 0.4 | 0.5 | 0.5 | 0.6 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | ns |
| | FO = 128 | 0.5 | 0.6 | 0.7 | 0.8 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | ns |
| t _P Minimum Period | FO = 16 | 4.7 | 5.4 | 6.1 | 7.2 | 10.0 | 10.0 | 10.0 | 10.0 | 10.0 | ns |
| | FO = 128 | 4.8 | 5.6 | 6.3 | 7.5 | 10.4 | 10.4 | 10.4 | 10.4 | 10.4 | ns |
| f _{MAX} Maximum Frequency | FO = 16 | 188 | 175 | 160 | 139 | 83 | 83 | 83 | 83 | 83 | MHz |
| | FO = 128 | 181 | 168 | 154 | 134 | 80 | 80 | 80 | 80 | 80 | ns |
| TTL Output Module Timing ⁴ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | 3.3 | 3.8 | 4.3 | 5.1 | 5.1 | 7.2 | 7.2 | 7.2 | 7.2 | 7.2 | ns |
| t _{DHL} Data-to-Pad LOW | 4.0 | 4.6 | 5.2 | 6.1 | 6.1 | 8.6 | 8.6 | 8.6 | 8.6 | 8.6 | ns |
| t _{ENZH} Enable Pad Z to HIGH | 3.7 | 4.3 | 4.9 | 5.8 | 5.8 | 8.0 | 8.0 | 8.0 | 8.0 | 8.0 | ns |
| t _{ENZL} Enable Pad Z to LOW | 4.7 | 5.4 | 6.1 | 7.2 | 7.2 | 10.1 | 10.1 | 10.1 | 10.1 | 10.1 | ns |
| t _{ENHZ} Enable Pad HIGH to Z | 7.9 | 9.1 | 10.4 | 12.2 | 12.2 | 17.1 | 17.1 | 17.1 | 17.1 | 17.1 | ns |

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|----------------------------------------------------------|--------------------------|----------|----------|------|----------|------|-----------|------|----------|------|------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Input Module Predicted Routing Delays¹ | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.9 | | 3.3 | | 3.8 | | 4.5 | | 6.3 ns |
| t _{IRD2} | FO = 2 Routing Delay | | 3.6 | | 4.2 | | 4.8 | | 5.6 | | 7.8 ns |
| t _{IRD3} | FO = 3 Routing Delay | | 4.4 | | 5.0 | | 5.7 | | 6.7 | | 9.4 ns |
| t _{IRD4} | FO = 4 Routing Delay | | 5.1 | | 5.9 | | 6.7 | | 7.8 | | 11.0 ns |
| t _{IRD8} | FO = 8 Routing Delay | | 8.0 | | 9.3 | | 10.5 | | 12.4 | | 17.2 ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 16 | 6.4 | | 7.4 | | 8.4 | | 9.9 | | 13.8 ns |
| | | FO = 128 | 6.4 | | 7.4 | | 8.4 | | 9.9 | | 13.8 |
| t _{CKL} | Input HIGH to LOW | FO = 16 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| | | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | | FO = 128 | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{PWL} | Minimum Pulse Width LOW | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | | FO = 128 | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{CKSW} | Maximum Skew | FO = 16 | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.2 ns |
| | | FO = 128 | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.6 |
| t _P | Minimum Period | FO = 16 | 6.5 | | 7.5 | | 8.5 | | 10.1 | | 14.1 ns |
| | | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 |
| f _{MAX} | Maximum Frequency | FO = 16 | 113 | | 105 | | 96 | | 83 | | 50 MHz |
| | | FO = 128 | 109 | | 101 | | 92 | | 80 | | 48 |
| TTL Output Module Timing⁴ | | | | | | | | | | | |
| t _{D LH} | Data-to-Pad HIGH | | 4.7 | | 5.4 | | 6.1 | | 7.2 | | 10.0 ns |
| t _{D HL} | Data-to-Pad LOW | | 5.6 | | 6.4 | | 7.3 | | 8.6 | | 12.0 ns |
| t _{ENZH} | Enable Pad Z to HIGH | | 5.2 | | 6.0 | | 6.9 | | 8.1 | | 11.3 ns |
| t _{ENZL} | Enable Pad Z to LOW | | 6.6 | | 7.6 | | 8.6 | | 10.1 | | 14.1 ns |
| t _{ENHZ} | Enable Pad HIGH to Z | | 11.1 | | 12.8 | | 14.5 | | 17.1 | | 23.9 ns |
| t _{ENLZ} | Enable Pad LOW to Z | | 8.2 | | 9.5 | | 10.7 | | 12.6 | | 17.7 ns |
| d _{TLH} | Delta LOW to HIGH | | 0.03 | | 0.03 | | 0.04 | | 0.04 | | 0.06 ns/pF |
| d _{THL} | Delta HIGH to LOW | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 ns/pF |

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|-----------------------------------------------------------|--------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Sequential Timing ^{3, 4} | | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | 0.5 | 0.5 | 0.6 | 0.7 | 0.7 | 0.9 | | | | | ns |
| t _{HD} | Flip-Flop (Latch) Data Input Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | | | | | ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 1.0 | 1.1 | 1.2 | 1.4 | 1.4 | 2.0 | | | | | ns |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | | | | | ns |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 4.8 | 5.3 | 6.0 | 7.1 | 7.1 | 9.9 | | | | | ns |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | 6.2 | 6.9 | 7.9 | 9.2 | 9.2 | 12.9 | | | | | ns |
| t _A | Flip-Flop Clock Input Period | 9.5 | 10.6 | 12.0 | 14.1 | 14.1 | 19.8 | | | | | ns |
| t _{IINH} | Input Buffer Latch Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | | | | | ns |
| t _{INSU} | Input Buffer Latch Set-Up | 0.7 | 0.8 | 0.9 | 1.01 | 1.01 | 1.4 | | | | | ns |
| t _{OUTH} | Output Buffer Latch Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | | | | | ns |
| t _{OUTSU} | Output Buffer Latch Set-Up | 0.7 | 0.8 | 0.89 | 1.01 | 1.01 | 1.4 | | | | | ns |
| f _{MAX} | Flip-Flop (Latch) Clock Frequency | 129 | 117 | 108 | 94 | 94 | 56 | MHz | | | | |
| Input Module Propagation Delays | | | | | | | | | | | | |
| t _{IINYH} | Pad-to-Y HIGH | 1.5 | 1.6 | 1.9 | 2.2 | 2.2 | 3.1 | ns | | | | |
| t _{IINYL} | Pad-to-Y LOW | 1.1 | 1.3 | 1.4 | 1.7 | 1.7 | 2.4 | ns | | | | |
| t _{INGH} | G to Y HIGH | 2.0 | 2.2 | 2.5 | 2.9 | 2.9 | 4.1 | ns | | | | |
| t _{INGL} | G to Y LOW | 2.0 | 2.2 | 2.5 | 2.9 | 2.9 | 4.1 | ns | | | | |
| Input Module Predicted Routing Delays ² | | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | 2.6 | 2.9 | 3.2 | 3.8 | 3.8 | 5.3 | ns | | | | |
| t _{IRD2} | FO = 2 Routing Delay | 2.9 | 3.2 | 3.7 | 4.3 | 4.3 | 6.1 | ns | | | | |
| t _{IRD3} | FO = 3 Routing Delay | 3.3 | 3.6 | 4.1 | 4.9 | 4.9 | 6.8 | ns | | | | |
| t _{IRD4} | FO = 4 Routing Delay | 3.6 | 4.0 | 4.6 | 5.4 | 5.4 | 7.6 | ns | | | | |
| t _{IRD8} | FO = 8 Routing Delay | 5.1 | 5.6 | 6.4 | 7.5 | 7.5 | 10.5 | ns | | | | |
| Global Clock Network | | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | 4.4 | 4.8 | 5.5 | 6.5 | 9.0 | ns | | | | |
| | | FO = 384 | 4.8 | 5.3 | 6.0 | 7.1 | 9.9 | ns | | | | |
| t _{CKL} | Input HIGH to LOW | FO = 32 | 5.3 | 5.9 | 6.7 | 7.8 | 11.0 | ns | | | | |
| | | FO = 384 | 6.2 | 6.9 | 7.9 | 9.2 | 12.9 | ns | | | | |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 5.7 | 6.3 | 7.1 | 8.4 | 11.8 | ns | | | | |
| | | FO = 384 | 6.6 | 7.4 | 8.3 | 9.8 | 13.7 | ns | | | | |

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|-----------------------------------------------------------|--------------------------------------------|----------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Input Module Predicted Routing Delays ² | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.8 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | |
| t _{IRD2} | FO = 2 Routing Delay | | 3.2 | 3.5 | 4.1 | 4.8 | 6.7 | ns | | | |
| t _{IRD3} | FO = 3 Routing Delay | | 3.7 | 4.1 | 4.7 | 5.5 | 7.7 | ns | | | |
| t _{IRD4} | FO = 4 Routing Delay | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | |
| t _{IRD8} | FO = 8 Routing Delay | | 6.1 | 6.8 | 7.7 | 9.0 | 12.6 | ns | | | |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | 4.6 | 5.1 | 5.7 | 6.7 | 9.3 | ns | | | |
| | | FO = 635 | 5.0 | 5.6 | 6.3 | 7.4 | 10.3 | ns | | | |
| t _{CKL} | Input HIGH to LOW | FO = 32 | 5.3 | 5.9 | 6.7 | 7.8 | 11.0 | ns | | | |
| | | FO = 635 | 6.8 | 7.6 | 8.6 | 10.1 | 14.1 | ns | | | |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 2.5 | 2.7 | 3.1 | 3.6 | 5.1 | ns | | | |
| | | FO = 635 | 2.8 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | |
| t _{PWL} | Minimum Pulse Width LOW | FO = 32 | 2.5 | 2.7 | 3.1 | 3.6 | 5.1 | ns | | | |
| | | FO = 635 | 2.8 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | |
| t _{CKSW} | Maximum Skew | FO = 32 | 1.0 | 1.2 | 1.3 | 1.5 | 2.2 | ns | | | |
| | | FO = 635 | 1.0 | 1.2 | 1.3 | 1.5 | 2.2 | ns | | | |
| t _{SUEXT} | Input Latch External Set-Up | FO = 32 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| | | FO = 635 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| t _{HEXT} | Input Latch External Hold | FO = 32 | 4.0 | 4.4 | 5.0 | 5.9 | 8.2 | ns | | | |
| | | FO = 635 | 4.6 | 5.2 | 5.9 | 6.9 | 9.6 | ns | | | |
| t _P | Minimum Period (1/f _{MAX}) | FO = 32 | 9.2 | 10.2 | 11.1 | 12.7 | 21.2 | ns | | | |
| | | FO = 635 | 9.9 | 11.0 | 12.0 | 13.8 | 23.0 | ns | | | |
| f _{MAX} | Maximum Datapath Frequency | FO = 32 | 108 | 98 | 90 | 79 | 47 | MHz | | | |
| | | FO = 635 | 100 | 91 | 83 | 73 | 44 | MHz | | | |
| TTL Output Module Timing ⁵ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | | 3.6 | 4.0 | 4.5 | 5.3 | 7.4 | ns | | | |
| t _{DHL} | Data-to-Pad LOW | | 4.2 | 4.6 | 5.2 | 6.2 | 8.6 | ns | | | |
| t _{ENZH} | Enable Pad Z to HIGH | | 3.7 | 4.2 | 4.7 | 5.5 | 7.7 | ns | | | |
| t _{ENZL} | Enable Pad Z to LOW | | 4.1 | 4.6 | 5.2 | 6.1 | 8.5 | ns | | | |
| t _{ENHZ} | Enable Pad HIGH to Z | | 7.34 | 8.2 | 9.3 | 10.9 | 15.3 | ns | | | |
| TTL Output Module Timing ⁵ | | | | | | | | | | | |
| t _{ENLZ} | Enable Pad LOW to Z | | 6.9 | 7.6 | 8.7 | 10.2 | 14.3 | ns | | | |
| t _{GLH} | G-to-Pad HIGH | | 4.9 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | |
| t _{GHL} | G-to-Pad LOW | | 4.9 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | |
| t _{LSU} | I/O Latch Output Set-Up | | 0.7 | 0.7 | 0.8 | 1.0 | 1.4 | ns | | | |
| t _{LH} | I/O Latch Output Hold | | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 7.9 | 8.8 | 10.0 | 11.8 | 16.5 | ns | | | |

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|----------------------------------------|-------------------------------------------------|------|----------|------|----------|------|-----------|------|----------|------|------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 10.9 | | 12.1 | | 13.7 | | 16.1 | | 22.5 ns |
| d_{TLH} | Capacitive Loading, LOW to HIGH | | 0.10 | | 0.11 | | 0.12 | | 0.14 | | 0.20 ns/pF |
| d_{THL} | Capacitive Loading, HIGH to LOW | | 0.10 | | 0.11 | | 0.12 | | 0.14 | | 0.20 ns/pF |
| CMOS Output Module Timing ⁵ | | | | | | | | | | | |
| t_{DLH} | Data-to-Pad HIGH | | 4.9 | | 5.5 | | 6.2 | | 7.3 | | 10.3 ns |
| t_{DHL} | Data-to-Pad LOW | | 3.4 | | 3.8 | | 4.3 | | 5.1 | | 7.1 ns |
| t_{ENZH} | Enable Pad Z to HIGH | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.7 ns |
| t_{ENZL} | Enable Pad Z to LOW | | 4.1 | | 4.6 | | 5.2 | | 6.1 | | 8.5 ns |
| t_{ENHZ} | Enable Pad HIGH to Z | | 7.4 | | 8.2 | | 9.3 | | 10.9 | | 15.3 ns |
| t_{ENLZ} | Enable Pad LOW to Z | | 6.9 | | 7.6 | | 8.7 | | 10.2 | | 14.3 ns |
| t_{GLH} | G-to-Pad HIGH | | 7.0 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| t_{GHL} | G-to-Pad LOW | | 7.0 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| t_{LSU} | I/O Latch Set-Up | | 0.7 | | 0.7 | | 0.8 | | 1.0 | | 1.4 ns |
| t_{LH} | I/O Latch Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 7.9 | | 8.8 | | 10.0 | | 11.8 | | 16.5 ns |

- For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK, I/O Diagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND, Ground

Input LOW supply voltage.

I/O, Input/Output

Table 49 • PL84

| PL84 | | | | |
|------------|------------------|------------------|------------------|------------------|
| Pin Number | A40MX04 Function | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 10 | I/O | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 11 | I/O | I/O | I/O | I/O |
| 12 | NC | MODE | MODE | MODE |
| 13 | I/O | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O | I/O |
| 18 | GND | I/O | I/O | I/O |
| 19 | GND | I/O | I/O | I/O |
| 20 | I/O | I/O | I/O | I/O |
| 21 | I/O | I/O | I/O | I/O |
| 22 | I/O | VCCA | VCCI | VCCI |
| 23 | I/O | VCCI | VCCA | VCCA |
| 24 | I/O | I/O | I/O | I/O |
| 25 | VCC | I/O | I/O | I/O |
| 26 | VCC | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O | I/O |
| 28 | I/O | GND | GND | GND |
| 29 | I/O | I/O | I/O | I/O |
| 30 | I/O | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O | I/O |
| 32 | I/O | I/O | I/O | I/O |
| 33 | VCC | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O | TMS, I/O |
| 35 | I/O | I/O | I/O | TDI, I/O |
| 36 | I/O | I/O | I/O | WD, I/O |
| 37 | I/O | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O | WD, I/O |
| 39 | I/O | I/O | I/O | WD, I/O |
| 40 | GND | I/O | I/O | I/O |
| 41 | I/O | I/O | I/O | I/O |
| 42 | I/O | I/O | I/O | I/O |
| 43 | I/O | VCCA | VCCA | VCCA |
| 44 | I/O | I/O | I/O | WD, I/O |
| 45 | I/O | I/O | I/O | WD, I/O |
| 46 | VCC | I/O | I/O | WD, I/O |

Package Pin Assignments

Table 49 • PL84

| Pin Number | A40MX04 Function | A42MX09 Function | A42MX16 Function | A42MX24 Function |
|------------|------------------|------------------|------------------|------------------|
| 84 | I/O | VCCA | VCCA | VCCA |

Figure 41 • PQ100




Table 50 • PQ 100

| Pin Number | A40MX02 Function | A40MX04 Function | A42MX09 Function | A42MX16 Function |
|------------|------------------|------------------|------------------|------------------|
| 1 | NC | NC | I/O | I/O |
| 2 | NC | NC | DCLK, I/O | DCLK, I/O |
| 3 | NC | NC | I/O | I/O |
| 4 | NC | NC | MODE | MODE |
| 5 | NC | NC | I/O | I/O |
| 6 | PRB, I/O | PRB, I/O | I/O | I/O |
| 7 | I/O | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O | I/O |
| 9 | I/O | I/O | GND | GND |
| 10 | I/O | I/O | I/O | I/O |
| 11 | I/O | I/O | I/O | I/O |
| 12 | I/O | I/O | I/O | I/O |
| 13 | GND | GND | I/O | I/O |
| 14 | I/O | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O | I/O |
| 16 | I/O | I/O | VCCA | VCCA |
| 17 | I/O | I/O | VCCI | VCCI |
| 18 | I/O | I/O | I/O | I/O |

Table 60 • BG272

| BG272 | |
|------------|------------------|
| Pin Number | A42MX36 Function |
| D20 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | I/O |
| E4 | VCCA |
| E17 | VCCI |
| E18 | I/O |
| E19 | I/O |
| E20 | I/O |
| F1 | I/O |
| F2 | I/O |
| F3 | I/O |
| F4 | VCCI |
| F17 | I/O |
| F18 | I/O |
| F19 | I/O |
| F20 | I/O |
| G1 | I/O |
| G2 | I/O |
| G3 | I/O |
| G4 | VCCI |
| G17 | VCCI |
| G18 | I/O |
| G19 | I/O |
| G20 | I/O |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | VCCA |
| H17 | I/O |
| H18 | I/O |
| H19 | I/O |
| H20 | I/O |
| J1 | I/O |
| J2 | I/O |
| J3 | I/O |
| J4 | VCCI |

Table 61 • PG132

| PG132 | |
|------------|------------------|
| Pin Number | A42MX09 Function |
| F2 | I/O |
| F1 | I/O |
| G1 | I/O |
| G4 | VSV |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| J1 | I/O |
| K1 | I/O |
| L1 | I/O |
| K2 | I/O |
| M1 | I/O |
| K3 | I/O |
| L2 | I/O |
| N1 | I/O |
| L3 | BININ |
| M2 | BINOUT |
| N2 | I/O |
| M3 | I/O |
| L4 | I/O |
| N3 | I/O |
| M4 | I/O |
| N4 | I/O |
| M5 | I/O |
| K6 | I/O |
| N5 | I/O |
| N6 | I/O |
| L6 | I/O |
| M6 | I/O |
| M7 | I/O |
| N7 | I/O |
| N8 | I/O |
| M8 | I/O |
| L8 | I/O |
| K8 | I/O |
| N9 | I/O |