



Welcome to [E-XFL.COM](#)

#### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 83  |
| Number of Gates                | 24000   |
| Voltage - Supply               | 3V ~ 3.6V, 4.5V ~ 5.5V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 85°C (TA)   |
| Package / Case                 | 100-TQFP  |
| Supplier Device Package        | 100-VQFP (14x14)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-vqg100i">https://www.e-xfl.com/product-detail/microchip-technology/a42mx16-vqg100i</a> |

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

## 1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

## 1.3 Revision 13.0

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

## 1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096)
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

## 1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

## 1.6 Revision 10.0


The following is a summary of the changes in revision 10.0 of this document.


- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)

## 2.3 Ordering Information


The following figure shows ordering information. All the following tables show plastic and ceramic device resources, temperature and speed grade offerings.

**Figure 1 • Ordering Information**





**Figure 30 • 42MX SRAM Write Operation**

**Note:** Identical timing for falling edge clock

**Figure 31 • 42MX SRAM Synchronous Read Operation**

**Note:** Identical timing for falling edge clock


**Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)**

**Figure 35 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCC = 5.0 V)**

Note: This derating factor applies to all routing and propagation delays

**Table 30 • 42MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCCA = 3.3 V)**

| 42MX Voltage | Temperature |       |      |      |      |      |       |
|--------------|-------------|-------|------|------|------|------|-------|
|              | -55°C       | -40°C | 0°C  | 25°C | 70°C | 85°C | 125°C |
| 3.00         | 0.97        | 1.00  | 1.10 | 1.15 | 1.32 | 1.36 | 1.45  |
| 3.30         | 0.84        | 0.87  | 0.96 | 1.00 | 1.15 | 1.18 | 1.26  |
| 3.60         | 0.81        | 0.84  | 0.92 | 0.96 | 1.10 | 1.13 | 1.21  |

**Figure 36 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCCA = 3.3 V)**

Note: This derating factor applies to all routing and propagation delays

**Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V)**

| 40MX Voltage | Temperature |       |      |      |      |      |       |
|--------------|-------------|-------|------|------|------|------|-------|
|              | -55°C       | -40°C | 0°C  | 25°C | 70°C | 85°C | 125°C |
| 3.00         | 1.08        | 1.12  | 1.21 | 1.26 | 1.50 | 1.64 | 2.00  |
| 3.30         | 0.86        | 0.89  | 0.96 | 1.00 | 1.19 | 1.30 | 1.59  |

**Table 33 • Timing Parameters for 33 MHz PCI**

| Symbol        | Parameter                               | PCI                 |      | A42MX24 |      | A42MX36 |      | Units |
|---------------|---|---------------------|------|---------|------|---------|------|-------|
|               |   | Min.                | Max. | Min.    | Max. | Min.    | Max. |       |
| $t_{SU(PTP)}$ | Input Set-Up Time to CLK—Point-to-Point | 10, 12 <sup>2</sup> | –    | 1.5     | –    | 1.5     | –    | ns    |
| $t_H$         | Input Hold to CLK                       | 0                   | –    | 0       | –    | 0       | –    | ns    |

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.
2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

### 3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)  
(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                  | –3 Speed                                     |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|--|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  | Min.   | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Logic Module Propagation Delays</b>                   |  |      |          |      |          |      |           |      |          |      |       |
| $t_{PD1}$  | Single Module                                | 1.2  | 1.4      | 1.6  | 1.9      | 2.7  | ns        |      |          |      |       |
| $t_{PD2}$  | Dual-Module Macros                           | 2.7  | 3.1      | 3.5  | 4.1      | 5.7  | ns        |      |          |      |       |
| $t_{CO}$   | Sequential Clock-to-Q                        | 1.2  | 1.4      | 1.6  | 1.9      | 2.7  | ns        |      |          |      |       |
| $t_{GO}$   | Latch G-to-Q                                 | 1.2  | 1.4      | 1.6  | 1.9      | 2.7  | ns        |      |          |      |       |
| $t_{RS}$   | Flip-Flop (Latch) Reset-to-Q                 | 1.2  | 1.4      | 1.6  | 1.9      | 2.7  | ns        |      |          |      |       |
| <b>Logic Module Predicted Routing Delays<sup>1</sup></b> |  |      |          |      |          |      |           |      |          |      |       |
| $t_{RD1}$  | FO = 1 Routing Delay                         | 1.3  | 1.5      | 1.7  | 2.0      | 2.8  | ns        |      |          |      |       |
| $t_{RD2}$  | FO = 2 Routing Delay                         | 1.8  | 2.1      | 2.4  | 2.8      | 3.9  | ns        |      |          |      |       |
| $t_{RD3}$  | FO = 3 Routing Delay                         | 2.3  | 2.7      | 3.0  | 3.6      | 5.0  | ns        |      |          |      |       |
| $t_{RD4}$  | FO = 4 Routing Delay                         | 2.9  | 3.3      | 3.7  | 4.4      | 6.1  | ns        |      |          |      |       |
| $t_{RD8}$  | FO = 8 Routing Delay                         | 4.9  | 5.7      | 6.5  | 7.6      | 10.6 | ns        |      |          |      |       |
| <b>Logic Module Sequential Timing<sup>2</sup></b>        |  |      |          |      |          |      |           |      |          |      |       |
| $t_{SUD}$  | Flip-Flop (Latch) Data Input Set-Up          | 3.1  | 3.5      | 4.0  | 4.7      | 6.6  | ns        |      |          |      |       |
| $t_{HD}^3$   | Flip-Flop (Latch) Data Input Hold            | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | ns        |      |          |      |       |
| $t_{SUENA}$  | Flip-Flop (Latch) Enable Set-Up              | 3.1  | 3.5      | 4.0  | 4.7      | 6.6  | ns        |      |          |      |       |
| $t_{HEN}$  | Flip-Flop (Latch) Enable Hold                | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | ns        |      |          |      |       |
| $t_{WCLKA}$  | Flip-Flop (Latch) Clock Active Pulse Width   | 3.3  | 3.8      | 4.3  | 5.0      | 7.0  | ns        |      |          |      |       |
| $t_{WASYN}$  | Flip-Flop (Latch) Asynchronous Pulse Width   | 3.3  | 3.8      | 4.3  | 5.0      | 7.0  | ns        |      |          |      |       |
| $t_A$  | Flip-Flop Clock Input Period                 | 4.8  | 5.6      | 6.3  | 7.5      | 10.4 | ns        |      |          |      |       |
| $f_{MAX}$  | Flip-Flop (Latch) Clock Frequency (FO = 128) | 181  | 168      | 154  | 134      | 80   | MHz       |      |          |      |       |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

| Parameter / Description                                  | -3 Speed                    |          | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|-----------------------------|----------|----------|------|----------|------|-----------|------|----------|------|-------|
|  | Min.                        | Max.     | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Input Module Propagation Delays</b>                   |                             |          |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>  | Pad-to-Y HIGH               |          | 1.0      | 1.2  | 1.3      | 1.6  | 2.2       | ns   |          |      |       |
| t <sub>INYL</sub>  | Pad-to-Y LOW                |          | 0.8      | 0.9  | 1.0      | 1.2  | 1.7       | ns   |          |      |       |
| t <sub>INGH</sub>  | G to Y HIGH                 |          | 1.3      | 1.4  | 1.6      | 1.9  | 2.7       | ns   |          |      |       |
| t <sub>INGL</sub>  | G to Y LOW                  |          | 1.3      | 1.4  | 1.6      | 1.9  | 2.7       | ns   |          |      |       |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                             |          |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay        |          | 2.0      | 2.2  | 2.5      | 3.0  | 4.2       | ns   |          |      |       |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay        |          | 2.3      | 2.5  | 2.9      | 3.4  | 4.7       | ns   |          |      |       |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay        |          | 2.5      | 2.8  | 3.2      | 3.7  | 5.2       | ns   |          |      |       |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay        |          | 2.8      | 3.1  | 3.5      | 4.1  | 5.7       | ns   |          |      |       |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay        |          | 3.7      | 4.1  | 4.7      | 5.5  | 7.7       | ns   |          |      |       |
| <b>Global Clock Network</b>                              |                             |          |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input LOW to HIGH           | FO = 32  | 2.4      | 2.7  | 3.0      | 3.6  | 5.0       | ns   |          |      |       |
|  |                             | FO = 256 | 2.7      | 3.0  | 3.4      | 4.0  | 5.5       | ns   |          |      |       |
| t <sub>CKL</sub>   | Input HIGH to LOW           | FO = 32  | 3.5      | 3.9  | 4.4      | 5.2  | 7.3       | ns   |          |      |       |
|  |                             | FO = 256 | 3.9      | 4.3  | 4.9      | 5.7  | 8.0       | ns   |          |      |       |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH    | FO = 32  | 1.2      | 1.4  | 1.5      | 1.8  | 2.5       | ns   |          |      |       |
|  |                             | FO = 256 | 1.3      | 1.5  | 1.7      | 2.0  | 2.7       | ns   |          |      |       |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW     | FO = 32  | 1.2      | 1.4  | 1.5      | 1.8  | 2.5       | ns   |          |      |       |
|  |                             | FO = 256 | 1.3      | 1.5  | 1.7      | 2.0  | 2.7       | ns   |          |      |       |
| t <sub>CKSW</sub>  | Maximum Skew                | FO = 32  | 0.3      | 0.3  | 0.4      | 0.5  | 0.6       | ns   |          |      |       |
|  |                             | FO = 256 | 0.3      | 0.3  | 0.4      | 0.5  | 0.6       | ns   |          |      |       |
| t <sub>SUEXT</sub>                                       | Input Latch External Set-Up | FO = 32  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | ns   |          |      |       |
|  |                             | FO = 256 | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | ns   |          |      |       |
| t <sub>HEXT</sub>  | Input Latch External Hold   | FO = 32  | 2.3      | 2.6  | 3.0      | 3.5  | 4.9       | ns   |          |      |       |
|  |                             | FO = 256 | 2.2      | 2.4  | 3.3      | 3.9  | 5.5       | ns   |          |      |       |
| t <sub>P</sub>   | Minimum Period              | FO = 32  | 3.4      | 3.7  | 4.0      | 4.7  | 7.8       | ns   |          |      |       |
|  |                             | FO = 256 | 3.7      | 4.1  | 4.5      | 5.2  | 8.6       | ns   |          |      |       |
| f <sub>MAX</sub>   | Maximum Frequency           | FO = 32  | 296      | 269  | 247      | 215  | 129       | MHz  |          |      |       |
|  |                             | FO = 256 | 268      | 244  | 224      | 195  | 117       | MHz  |          |      |       |

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

| <b>Parameter / Description</b>              | <b>-3 Speed</b>  |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std Speed</b> |             | <b>-F Speed</b> |             | <b>Units</b> |
|---|--|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
|   | <b>Min.</b>  | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>      | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> |              |
| <b>TTL Output Module Timing<sup>5</sup></b> |  |             |                 |             |                 |             |                  |             |                 |             |              |
| t <sub>DLH</sub>                            | Data-to-Pad HIGH   |             | 3.4             |             | 3.8             |             | 4.3              |             | 5.1             |             | 7.1 ns       |
| t <sub>DHL</sub>                            | Data-to-Pad LOW  |             | 4.0             |             | 4.5             |             | 5.1              |             | 6.1             |             | 8.3 ns       |
| t <sub>ENZH</sub>                           | Enable Pad Z to HIGH                                     |             | 3.7             |             | 4.1             |             | 4.6              |             | 5.5             |             | 7.6 ns       |
| t <sub>ENZL</sub>                           | Enable Pad Z to LOW                                      |             | 4.1             |             | 4.5             |             | 5.1              |             | 6.1             |             | 8.5 ns       |
| t <sub>ENHZ</sub>                           | Enable Pad HIGH to Z                                     |             | 6.9             |             | 7.6             |             | 8.6              |             | 10.2            |             | 14.2 ns      |
| t <sub>ENLZ</sub>                           | Enable Pad LOW to Z                                      |             | 7.5             |             | 8.3             |             | 9.4              |             | 11.1            |             | 15.5 ns      |
| t <sub>GLH</sub>                            | G-to-Pad HIGH  |             | 5.8             |             | 6.5             |             | 7.3              |             | 8.6             |             | 12.0 ns      |
| t <sub>GHL</sub>                            | G-to-Pad LOW   |             | 5.8             |             | 6.5             |             | 7.3              |             | 8.6             |             | 12.0 ns      |
| t <sub>LSU</sub>                            | I/O Latch Set-Up   | 0.7         |                 | 0.8         |                 | 0.9         |                  | 1.0         |                 | 1.4         | ns           |
| t <sub>LH</sub>                             | I/O Latch Hold   | 0.0         |                 | 0.0         |                 | 0.0         |                  | 0.0         |                 | 0.0         | ns           |
| t <sub>LCO</sub>                            | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading |             | 8.7             |             | 9.7             |             | 10.9             |             | 12.9            |             | 18.0 ns      |
| t <sub>ACO</sub>                            | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     |             | 12.2            |             | 13.5            |             | 15.4             |             | 18.1            |             | 25.3 ns      |
| d <sub>TLH</sub>                            | Capacity Loading, LOW to HIGH                            | 0.00        |                 | 0.00        |                 | 0.00        |                  | 0.10        |                 | 0.01        | ns/pF        |
| d <sub>THL</sub>                            | Capacity Loading, HIGH to LOW                            | 0.09        |                 | 0.10        |                 | 0.10        |                  | 0.10        |                 | 0.10        | ns/pF        |

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

| Parameter / Description  | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |       | -F Speed |      | Units |
|--|----------|------|----------|------|----------|------|-----------|-------|----------|------|-------|
|  | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max.  | Min.     | Max. |       |
| t <sub>PWL</sub> Minimum Pulse Width LOW                               | FO = 32  | 5.3  | 5.9      | 6.7  | 7.8      | 11.0 | ns        |       |          |      |       |
|  | FO = 384 | 6.2  | 6.9      | 7.9  | 9.2      | 12.9 | ns        |       |          |      |       |
| t <sub>CKSW</sub> Maximum Skew   | FO = 32  |      | 0.5      | 0.5  | 0.6      | 0.7  | 1.0       | ns    |          |      |       |
|  | FO = 384 |      | 2.2      | 2.4  | 2.7      | 3.2  | 4.5       | ns    |          |      |       |
| t <sub>SUEXT</sub> Input Latch External Set-Up                         | FO = 32  | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | ns    |          |      |       |
|  | FO = 384 | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | ns    |          |      |       |
| t <sub>HEXT</sub> Input Latch External Hold                            | FO = 32  | 3.9  | 4.3      | 4.9  | 5.7      | 8.0  | ns        |       |          |      |       |
|  | FO = 384 | 4.5  | 4.9      | 5.6  | 6.6      | 9.2  | ns        |       |          |      |       |
| t <sub>P</sub> Minimum Period  | FO = 32  | 7.0  | 7.8      | 8.4  | 9.7      | 16.2 | ns        |       |          |      |       |
|  | FO = 384 | 7.7  | 8.6      | 9.3  | 10.7     | 17.8 | ns        |       |          |      |       |
| f <sub>MAX</sub> Maximum Frequency                                     | FO = 32  |      | 142      | 129  | 119      | 103  | 62        | MHz   |          |      |       |
|  | FO = 384 |      | 129      | 117  | 108      | 94   | 56        | MHz   |          |      |       |
| <b>TTL Output Module Timing<sup>5</sup></b>                            |          |      |          |      |          |      |           |       |          |      |       |
| t <sub>DLH</sub> Data-to-Pad HIGH                                      |          |      | 3.5      | 3.9  | 4.4      | 5.2  | 7.3       | ns    |          |      |       |
| t <sub>DHL</sub> Data-to-Pad LOW                                       |          |      | 4.1      | 4.6  | 5.2      | 6.1  | 8.6       | ns    |          |      |       |
| t <sub>ENZH</sub> Enable Pad Z to HIGH                                 |          |      | 3.8      | 4.2  | 4.8      | 5.6  | 7.8       | ns    |          |      |       |
| t <sub>ENZL</sub> Enable Pad Z to LOW                                  |          |      | 4.2      | 4.6  | 5.3      | 6.2  | 8.7       | ns    |          |      |       |
| t <sub>ENHZ</sub> Enable Pad HIGH to Z                                 |          |      | 7.6      | 8.4  | 9.5      | 11.2 | 15.7      | ns    |          |      |       |
| t <sub>ENLZ</sub> Enable Pad LOW to Z                                  |          |      | 7.0      | 7.8  | 8.8      | 10.4 | 14.5      | ns    |          |      |       |
| t <sub>GLH</sub> G-to-Pad HIGH   |          |      | 4.8      | 5.3  | 6.0      | 7.2  | 10.0      | ns    |          |      |       |
| t <sub>GHL</sub> G-to-Pad LOW  |          |      | 4.8      | 5.3  | 6.0      | 7.2  | 10.0      | ns    |          |      |       |
| t <sub>LCO</sub> I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |          |      | 8.0      | 8.9  | 10.1     | 11.9 | 16.7      | ns    |          |      |       |
| t <sub>ACO</sub> Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading     |          |      | 11.3     | 12.5 | 14.2     | 16.7 | 23.3      | ns    |          |      |       |
| d <sub>TLH</sub> Capacitive Loading, LOW to HIGH                       |          |      | 0.04     | 0.04 | 0.05     | 0.06 | 0.08      | ns/pF |          |      |       |
| d <sub>THL</sub> Capacitive Loading, HIGH to LOW                       |          |      | 0.05     | 0.05 | 0.06     | 0.07 | 0.10      | ns/pF |          |      |       |
| <b>CMOS Output Module Timing<sup>5</sup></b>                           |          |      |          |      |          |      |           |       |          |      |       |
| t <sub>DLH</sub> Data-to-Pad HIGH                                      |          |      | 4.5      | 5.0  | 5.6      | 6.6  | 9.3       | ns    |          |      |       |
| t <sub>DHL</sub> Data-to-Pad LOW                                       |          |      | 3.4      | 3.8  | 4.3      | 5.1  | 7.1       | ns    |          |      |       |
| t <sub>ENZH</sub> Enable Pad Z to HIGH                                 |          |      | 3.8      | 4.2  | 4.8      | 5.6  | 7.8       | ns    |          |      |       |
| t <sub>ENZL</sub> Enable Pad Z to LOW                                  |          |      | 4.2      | 4.6  | 5.3      | 6.2  | 8.7       | ns    |          |      |       |
| t <sub>ENHZ</sub> Enable Pad HIGH to Z                                 |          |      | 7.6      | 8.4  | 9.5      | 11.2 | 15.7      | ns    |          |      |       |
| t <sub>ENLZ</sub> Enable Pad LOW to Z                                  |          |      | 7.0      | 7.8  | 8.8      | 10.4 | 14.5      | ns    |          |      |       |
| t <sub>GLH</sub> G-to-Pad HIGH   |          |      | 7.1      | 7.9  | 8.9      | 10.5 | 14.7      | ns    |          |      |       |
| t <sub>GHL</sub> G-to-Pad LOW  |          |      | 7.1      | 7.9  | 8.9      | 10.5 | 14.7      | ns    |          |      |       |
| t <sub>LCO</sub> I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |          |      | 8.0      | 8.9  | 10.1     | 11.9 | 16.7      | ns    |          |      |       |

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**


| <b>Parameter / Description</b>                      |   | <b>-3 Speed</b> |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std Speed</b> |             | <b>-F Speed</b> |             |
|---|---|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|
|   |   | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>      | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> |
| <b>Logic Module Sequential Timing<sup>3,4</sup></b> |   |                 |             |                 |             |                 |             |                  |             |                 |             |
| t <sub>CO</sub>                                     | Flip-Flop Clock-to-Output                     |                 | 2.1         |                 | 2.0         |                 | 2.3         |                  | 2.7         |                 | 3.7 ns      |
| t <sub>GO</sub>                                     | Latch Gate-to-Output                          |                 | 3.4         |                 | 1.9         |                 | 2.1         |                  | 2.5         |                 | 3.4 ns      |
| t <sub>SUD</sub>                                    | Flip-Flop (Latch) Set-Up Time                 | 0.4             |             | 0.5             |             | 0.6             |             | 0.7              |             | 0.9             | ns          |
| t <sub>HD</sub>                                     | Flip-Flop (Latch) Hold Time                   | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             | ns          |
| t <sub>RO</sub>                                     | Flip-Flop (Latch) Reset-to-Output             |                 | 2.0         |                 | 2.2         |                 | 2.5         |                  | 2.9         |                 | 4.1 ns      |
| t <sub>SUENA</sub>                                  | Flip-Flop (Latch) Enable Set-Up               | 0.6             |             | 0.6             |             | 0.7             |             | 0.8              |             | 1.2             | ns          |
| t <sub>HENA</sub>                                   | Flip-Flop (Latch) Enable Hold                 | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             | ns          |
| t <sub>WCLKA</sub>                                  | Flip-Flop (Latch)<br>Clock Active Pulse Width |                 | 4.6         |                 | 5.2         |                 | 5.8         |                  | 6.9         |                 | 9.6 ns      |
| t <sub>WASYN</sub>                                  | Flip-Flop (Latch)<br>Asynchronous Pulse Width |                 | 6.1         |                 | 6.8         |                 | 7.7         |                  | 9.0         |                 | 12.6 ns     |
| <b>Input Module Propagation Delays</b>              |   |                 |             |                 |             |                 |             |                  |             |                 |             |
| t <sub>INPY</sub>                                   | Input Data Pad-to-Y                           |                 | 1.4         |                 | 1.6         |                 | 1.8         |                  | 2.2         |                 | 3.0 ns      |
| t <sub>INGO</sub>                                   | Input Latch Gate-to-Output                    |                 | 1.8         |                 | 1.9         |                 | 2.2         |                  | 2.6         |                 | 3.6 ns      |
| t <sub>INH</sub>                                    | Input Latch Hold                              | 0.0             |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             | ns          |
| t <sub>INSU</sub>                                   | Input Latch Set-Up                            | 0.7             |             | 0.7             |             | 0.8             |             | 1.0              |             | 1.4             | ns          |
| t <sub>ILA</sub>                                    | Latch Active Pulse Width                      |                 | 6.5         |                 | 7.3         |                 | 8.2         |                  | 9.7         |                 | 13.5 ns     |

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

| Parameter / Description                                  |                                     | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|-------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Asynchronous SRAM Operations</b>                      |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RPD</sub>   | Asynchronous Access Time            |          | 8.1  |          | 9.0  |          | 10.2 |           | 12.0 |          | 16.8 | ns    |
| t <sub>RDADV</sub>                                       | Read Address Valid                  |          | 8.8  |          | 9.8  |          | 11.1 |           | 13.0 |          | 18.2 | ns    |
| t <sub>ADSU</sub>  | Address/Data Set-Up Time            |          | 1.6  |          | 1.8  |          | 2.0  |           | 2.4  |          | 3.4  | ns    |
| t <sub>ADH</sub>   | Address/Data Hold Time              |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>RENSUA</sub>                                      | Read Enable Set-Up to Address Valid | 0.6      |      | 0.7      |      | 0.8      |      | 0.9       |      | 1.3      |      | ns    |
| t <sub>RENHA</sub>                                       | Read Enable Hold                    |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.0  |          | 7.0  | ns    |
| t <sub>WENSU</sub>                                       | Write Enable Set-Up                 |          | 2.7  |          | 3.0  |          | 3.4  |           | 4.0  |          | 5.6  | ns    |
| t <sub>WENH</sub>  | Write Enable Hold                   |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>DOH</sub>   | Data Out Hold Time                  |          | 1.2  |          | 1.3  |          | 1.5  |           | 1.8  |          | 2.5  | ns    |
| <b>Input Module Propagation Delays</b>                   |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>  | Input Data Pad-to-Y                 |          | 1.0  |          | 1.1  |          | 1.3  |           | 1.5  |          | 2.1  | ns    |
| t <sub>INGO</sub>  | Input Latch Gate-to-Output          |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 2.9  | ns    |
| t <sub>INH</sub>   | Input Latch Hold                    |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>INSU</sub>  | Input Latch Set-Up                  |          | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns    |
| t <sub>ILA</sub>   | Latch Active Pulse Width            |          | 4.7  |          | 5.2  |          | 5.9  |           | 6.9  |          | 9.7  | ns    |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay                |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay                |          | 2.3  |          | 2.6  |          | 2.9  |           | 3.4  |          | 4.8  | ns    |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay                |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.5  | ns    |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay                |          | 3.0  |          | 3.3  |          | 3.8  |           | 4.4  |          | 6.2  | ns    |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay                |          | 4.3  |          | 4.8  |          | 5.5  |           | 6.4  |          | 9.0  | ns    |
| <b>Global Clock Network</b>                              |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input LOW to HIGH                   | FO = 32  | 2.7  |          | 3.0  |          | 3.4  |           | 4.0  |          | 5.6  | ns    |
|  |                                     | FO = 635 | 3.0  |          | 3.3  |          | 3.8  |           | 4.4  |          | 6.2  | ns    |
| t <sub>CKL</sub>   | Input HIGH to LOW                   | FO = 32  | 3.8  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
|  |                                     | FO = 635 | 4.9  |          | 5.4  |          | 6.1  |           | 7.2  |          | 10.1 | ns    |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH            | FO = 32  | 1.8  |          | 2.0  |          | 2.2  |           | 2.6  |          | 3.6  | ns    |
|  |                                     | FO = 635 | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW             | FO = 32  | 1.8  |          | 2.0  |          | 2.2  |           | 2.6  |          | 3.6  | ns    |
|  |                                     | FO = 635 | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>CKSW</sub>  | Maximum Skew                        | FO = 32  | 0.8  |          | 0.8  |          | 0.9  |           | 1.0  |          | 1.4  | ns    |
|  |                                     | FO = 635 | 0.8  |          | 0.8  |          | 0.9  |           | 1.0  |          | 1.4  | ns    |

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

| Parameter / Description                                  | -3 Speed                                   |          | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|--|----------|----------|------|----------|------|-----------|------|----------|------|-------|
|  | Min.                                       | Max.     | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |  |          |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay                       |          | 2.8      | 3.1  | 3.5      | 4.1  | 5.7       | ns   |          |      |       |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay                       |          | 3.2      | 3.5  | 4.1      | 4.8  | 6.7       | ns   |          |      |       |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay                       |          | 3.7      | 4.1  | 4.7      | 5.5  | 7.7       | ns   |          |      |       |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay                       |          | 4.2      | 4.6  | 5.3      | 6.2  | 8.7       | ns   |          |      |       |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay                       |          | 6.1      | 6.8  | 7.7      | 9.0  | 12.6      | ns   |          |      |       |
| <b>Global Clock Network</b>                              |  |          |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input LOW to HIGH                          | FO = 32  | 4.6      | 5.1  | 5.7      | 6.7  | 9.3       | ns   |          |      |       |
|  |  | FO = 635 | 5.0      | 5.6  | 6.3      | 7.4  | 10.3      | ns   |          |      |       |
| t <sub>CKL</sub>   | Input HIGH to LOW                          | FO = 32  | 5.3      | 5.9  | 6.7      | 7.8  | 11.0      | ns   |          |      |       |
|  |  | FO = 635 | 6.8      | 7.6  | 8.6      | 10.1 | 14.1      | ns   |          |      |       |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH                   | FO = 32  | 2.5      | 2.7  | 3.1      | 3.6  | 5.1       | ns   |          |      |       |
|  |  | FO = 635 | 2.8      | 3.1  | 3.5      | 4.1  | 5.7       | ns   |          |      |       |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW                    | FO = 32  | 2.5      | 2.7  | 3.1      | 3.6  | 5.1       | ns   |          |      |       |
|  |  | FO = 635 | 2.8      | 3.1  | 3.5      | 4.1  | 5.7       | ns   |          |      |       |
| t <sub>CKSW</sub>  | Maximum Skew                               | FO = 32  | 1.0      | 1.2  | 1.3      | 1.5  | 2.2       | ns   |          |      |       |
|  |  | FO = 635 | 1.0      | 1.2  | 1.3      | 1.5  | 2.2       | ns   |          |      |       |
| t <sub>SUEXT</sub>                                       | Input Latch External Set-Up                | FO = 32  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | ns   |          |      |       |
|  |  | FO = 635 | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | ns   |          |      |       |
| t <sub>HEXT</sub>  | Input Latch External Hold                  | FO = 32  | 4.0      | 4.4  | 5.0      | 5.9  | 8.2       | ns   |          |      |       |
|  |  | FO = 635 | 4.6      | 5.2  | 5.9      | 6.9  | 9.6       | ns   |          |      |       |
| t <sub>P</sub>   | Minimum Period (1/f <sub>MAX</sub> )       | FO = 32  | 9.2      | 10.2 | 11.1     | 12.7 | 21.2      | ns   |          |      |       |
|  |  | FO = 635 | 9.9      | 11.0 | 12.0     | 13.8 | 23.0      | ns   |          |      |       |
| f <sub>MAX</sub>   | Maximum Datapath Frequency                 | FO = 32  | 108      | 98   | 90       | 79   | 47        | MHz  |          |      |       |
|  |  | FO = 635 | 100      | 91   | 83       | 73   | 44        | MHz  |          |      |       |
| <b>TTL Output Module Timing<sup>5</sup></b>              |  |          |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>   | Data-to-Pad HIGH                           |          | 3.6      | 4.0  | 4.5      | 5.3  | 7.4       | ns   |          |      |       |
| t <sub>DHL</sub>   | Data-to-Pad LOW                            |          | 4.2      | 4.6  | 5.2      | 6.2  | 8.6       | ns   |          |      |       |
| t <sub>ENZH</sub>  | Enable Pad Z to HIGH                       |          | 3.7      | 4.2  | 4.7      | 5.5  | 7.7       | ns   |          |      |       |
| t <sub>ENZL</sub>  | Enable Pad Z to LOW                        |          | 4.1      | 4.6  | 5.2      | 6.1  | 8.5       | ns   |          |      |       |
| t <sub>ENHZ</sub>  | Enable Pad HIGH to Z                       |          | 7.34     | 8.2  | 9.3      | 10.9 | 15.3      | ns   |          |      |       |
| <b>TTL Output Module Timing<sup>5</sup></b>              |  |          |          |      |          |      |           |      |          |      |       |
| t <sub>ENLZ</sub>  | Enable Pad LOW to Z                        |          | 6.9      | 7.6  | 8.7      | 10.2 | 14.3      | ns   |          |      |       |
| t <sub>GLH</sub>   | G-to-Pad HIGH                              |          | 4.9      | 5.5  | 6.2      | 7.3  | 10.2      | ns   |          |      |       |
| t <sub>GHL</sub>   | G-to-Pad LOW                               |          | 4.9      | 5.5  | 6.2      | 7.3  | 10.2      | ns   |          |      |       |
| t <sub>LSU</sub>   | I/O Latch Output Set-Up                    |          | 0.7      | 0.7  | 0.8      | 1.0  | 1.4       | ns   |          |      |       |
| t <sub>LH</sub>  | I/O Latch Output Hold                      |          | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | ns   |          |      |       |
| t <sub>LCO</sub>   | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |          | 7.9      | 8.8  | 10.0     | 11.8 | 16.5      | ns   |          |      |       |

**Figure 39 • PL68****Table 48 • PL68**

| <b>PL68</b>       |                         |                         |
|-------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> |
| 1                 | I/O                     | I/O                     |
| 2                 | I/O                     | I/O                     |
| 3                 | I/O                     | I/O                     |
| 4                 | VCC                     | VCC                     |
| 5                 | I/O                     | I/O                     |
| 6                 | I/O                     | I/O                     |
| 7                 | I/O                     | I/O                     |
| 8                 | I/O                     | I/O                     |
| 9                 | I/O                     | I/O                     |
| 10                | I/O                     | I/O                     |
| 11                | I/O                     | I/O                     |
| 12                | I/O                     | I/O                     |
| 13                | I/O                     | I/O                     |
| 14                | GND                     | GND                     |
| 15                | GND                     | GND                     |
| 16                | I/O                     | I/O                     |
| 17                | I/O                     | I/O                     |
| 18                | I/O                     | I/O                     |
| 19                | I/O                     | I/O                     |
| 20                | I/O                     | I/O                     |
| 21                | VCC                     | VCC                     |
| 22                | I/O                     | I/O                     |
| 23                | I/O                     | I/O                     |

**Table 52 • PQ160**


| <b>PQ160</b> | <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
|              | 132               | I/O                     | I/O                     | I/O                     |
|              | 133               | I/O                     | I/O                     | I/O                     |
|              | 134               | I/O                     | I/O                     | I/O                     |
|              | 135               | NC                      | VCCA                    | VCCA                    |
|              | 136               | I/O                     | I/O                     | I/O                     |
|              | 137               | I/O                     | I/O                     | I/O                     |
|              | 138               | NC                      | VCCA                    | VCCA                    |
|              | 139               | VCCI                    | VCCI                    | VCCI                    |
|              | 140               | GND                     | GND                     | GND                     |
|              | 141               | NC                      | I/O                     | I/O                     |
|              | 142               | I/O                     | I/O                     | I/O                     |
|              | 143               | I/O                     | I/O                     | I/O                     |
|              | 144               | I/O                     | I/O                     | I/O                     |
|              | 145               | GND                     | GND                     | GND                     |
|              | 146               | NC                      | I/O                     | I/O                     |
|              | 147               | I/O                     | I/O                     | I/O                     |
|              | 148               | I/O                     | I/O                     | I/O                     |
|              | 149               | I/O                     | I/O                     | I/O                     |
|              | 150               | NC                      | VCCA                    | VCCA                    |
|              | 151               | NC                      | I/O                     | I/O                     |
|              | 152               | NC                      | I/O                     | I/O                     |
|              | 153               | NC                      | I/O                     | I/O                     |
|              | 154               | NC                      | I/O                     | I/O                     |
|              | 155               | GND                     | GND                     | GND                     |
|              | 156               | I/O                     | I/O                     | I/O                     |
|              | 157               | I/O                     | I/O                     | I/O                     |
|              | 158               | I/O                     | I/O                     | I/O                     |
|              | 159               | MODE                    | MODE                    | MODE                    |
|              | 160               | GND                     | GND                     | GND                     |

**Table 53 • PQ208**

| <b>PQ208</b> | <b>Pin Number</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> | <b>A42MX36 Function</b> |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
|              | 169               | I/O                     | WD, I/O                 | WD, I/O                 |
|              | 170               | I/O                     | I/O                     | I/O                     |
|              | 171               | NC                      | I/O                     | QCLKD, I/O              |
|              | 172               | I/O                     | I/O                     | I/O                     |
|              | 173               | I/O                     | I/O                     | I/O                     |
|              | 174               | I/O                     | I/O                     | I/O                     |
|              | 175               | I/O                     | I/O                     | I/O                     |
|              | 176               | I/O                     | WD, I/O                 | WD, I/O                 |
|              | 177               | I/O                     | WD, I/O                 | WD, I/O                 |
|              | 178               | PRA, I/O                | PRA, I/O                | PRA, I/O                |
|              | 179               | I/O                     | I/O                     | I/O                     |
|              | 180               | CLKA, I/O               | CLKA, I/O               | CLKA, I/O               |
|              | 181               | NC                      | I/O                     | I/O                     |
|              | 182               | NC                      | VCCI                    | VCCI                    |
|              | 183               | VCCA                    | VCCA                    | VCCA                    |
|              | 184               | GND                     | GND                     | GND                     |
|              | 185               | I/O                     | I/O                     | I/O                     |
|              | 186               | CLKB, I/O               | CLKB, I/O               | CLKB, I/O               |
|              | 187               | I/O                     | I/O                     | I/O                     |
|              | 188               | PRB, I/O                | PRB, I/O                | PRB, I/O                |
|              | 189               | I/O                     | I/O                     | I/O                     |
|              | 190               | I/O                     | WD, I/O                 | WD, I/O                 |
|              | 191               | I/O                     | WD, I/O                 | WD, I/O                 |
|              | 192               | I/O                     | I/O                     | I/O                     |
|              | 193               | NC                      | I/O                     | I/O                     |
|              | 194               | NC                      | WD, I/O                 | WD, I/O                 |
|              | 195               | NC                      | WD, I/O                 | WD, I/O                 |
|              | 196               | I/O                     | I/O                     | QCLKC, I/O              |
|              | 197               | NC                      | I/O                     | I/O                     |
|              | 198               | I/O                     | I/O                     | I/O                     |
|              | 199               | I/O                     | I/O                     | I/O                     |
|              | 200               | I/O                     | I/O                     | I/O                     |
|              | 201               | NC                      | I/O                     | I/O                     |
|              | 202               | VCCI                    | VCCI                    | VCCI                    |
|              | 203               | I/O                     | WD, I/O                 | WD, I/O                 |
|              | 204               | I/O                     | WD, I/O                 | WD, I/O                 |
|              | 205               | I/O                     | I/O                     | I/O                     |

**Table 57 • TQ176**

| <b>TQ176</b> | <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| 158          |                   | CLKB, I/O               | CLKB, I/O               | CLKB, I/O               |
| 159          |                   | I/O                     | I/O                     | I/O                     |
| 160          |                   | PRB, I/O                | PRB, I/O                | PRB, I/O                |
| 161          |                   | NC                      | I/O                     | WD, I/O                 |
| 162          |                   | I/O                     | I/O                     | WD, I/O                 |
| 163          |                   | I/O                     | I/O                     | I/O                     |
| 164          |                   | I/O                     | I/O                     | I/O                     |
| 165          |                   | NC                      | NC                      | WD, I/O                 |
| 166          |                   | NC                      | I/O                     | WD, I/O                 |
| 167          |                   | I/O                     | I/O                     | I/O                     |
| 168          |                   | NC                      | I/O                     | I/O                     |
| 169          |                   | I/O                     | I/O                     | I/O                     |
| 170          |                   | NC                      | VCCI                    | VCCI                    |
| 171          |                   | I/O                     | I/O                     | WD, I/O                 |
| 172          |                   | I/O                     | I/O                     | WD, I/O                 |
| 173          |                   | NC                      | I/O                     | I/O                     |
| 174          |                   | I/O                     | I/O                     | I/O                     |
| 175          |                   | DCLK, I/O               | DCLK, I/O               | DCLK, I/O               |
| 176          |                   | I/O                     | I/O                     | I/O                     |

**Figure 49 • CQ208**

**Table 58 • CQ208**

| <b>CQ208</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 148               | I/O                     |
| 149               | I/O                     |
| 150               | GND                     |
| 151               | I/O                     |
| 152               | I/O                     |
| 153               | I/O                     |
| 154               | I/O                     |
| 155               | I/O                     |
| 156               | I/O                     |
| 157               | GND                     |
| 158               | I/O                     |
| 159               | SDI, I/O                |
| 160               | I/O                     |
| 161               | WD, I/O                 |
| 162               | WD, I/O                 |
| 163               | I/O                     |
| 164               | VCCI                    |
| 165               | I/O                     |
| 166               | I/O                     |
| 167               | I/O                     |
| 168               | WD, I/O                 |
| 169               | WD, I/O                 |
| 170               | I/O                     |
| 171               | QCLKD, I/O              |
| 172               | I/O                     |
| 173               | I/O                     |
| 174               | I/O                     |
| 175               | I/O                     |
| 176               | WD, I/O                 |
| 177               | WD, I/O                 |
| 178               | PRA, I/O                |
| 179               | I/O                     |
| 180               | CLKA, I/O               |
| 181               | I/O                     |
| 182               | VCCI                    |
| 183               | VCCA                    |
| 184               | GND                     |

**Table 59 • CQ256**


| <b>CQ256</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 207               | I/O                     |
| 208               | I/O                     |
| 209               | QCLKC, I/O              |
| 210               | I/O                     |
| 211               | WD, I/O                 |
| 212               | WD, I/O                 |
| 213               | I/O                     |
| 214               | I/O                     |
| 215               | WD, I/O                 |
| 216               | WD, I/O                 |
| 217               | I/O                     |
| 218               | PRB, I/O                |
| 219               | I/O                     |
| 220               | CLKB, I/O               |
| 221               | I/O                     |
| 222               | GND                     |
| 223               | GND                     |
| 224               | VCCA                    |
| 225               | VCCI                    |
| 226               | I/O                     |
| 227               | CLKA, I/O               |
| 228               | I/O                     |
| 229               | PRA, I/O                |
| 230               | I/O                     |
| 231               | I/O                     |
| 232               | WD, I/O                 |
| 233               | WD, I/O                 |
| 234               | I/O                     |
| 235               | I/O                     |
| 236               | I/O                     |
| 237               | I/O                     |
| 238               | I/O                     |
| 239               | I/O                     |
| 240               | QCLKD, I/O              |
| 241               | I/O                     |
| 242               | WD, I/O                 |
| 243               | GND                     |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| D20               | I/O                     |
| E1                | I/O                     |
| E2                | I/O                     |
| E3                | I/O                     |
| E4                | VCCA                    |
| E17               | VCCI                    |
| E18               | I/O                     |
| E19               | I/O                     |
| E20               | I/O                     |
| F1                | I/O                     |
| F2                | I/O                     |
| F3                | I/O                     |
| F4                | VCCI                    |
| F17               | I/O                     |
| F18               | I/O                     |
| F19               | I/O                     |
| F20               | I/O                     |
| G1                | I/O                     |
| G2                | I/O                     |
| G3                | I/O                     |
| G4                | VCCI                    |
| G17               | VCCI                    |
| G18               | I/O                     |
| G19               | I/O                     |
| G20               | I/O                     |
| H1                | I/O                     |
| H2                | I/O                     |
| H3                | I/O                     |
| H4                | VCCA                    |
| H17               | I/O                     |
| H18               | I/O                     |
| H19               | I/O                     |
| H20               | I/O                     |
| J1                | I/O                     |
| J2                | I/O                     |
| J3                | I/O                     |
| J4                | VCCI                    |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| Y13               | I/O                     |
| Y14               | I/O                     |
| Y15               | I/O                     |
| Y16               | I/O                     |
| Y17               | I/O                     |
| Y18               | WD, I/O                 |
| Y19               | GND                     |
| Y20               | GND                     |

**Figure 52 • PG132**

● Orientation Pin

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| -                 | PMPOUT                  |
| B2                | I/O                     |
| A1                | MODE                    |
| B1                | I/O                     |
| D3                | I/O                     |
| C2                | I/O                     |
| C1                | I/O                     |
| D2                | I/O                     |
| D1                | I/O                     |
| E2                | I/O                     |
| E1                | I/O                     |
| F3                | I/O                     |

**Table 62 • CQ172**

|     |      |
|-----|------|
| 99  | I/O  |
| 100 | I/O  |
| 101 | I/O  |
| 102 | I/O  |
| 103 | GND  |
| 104 | I/O  |
| 105 | I/O  |
| 106 | VKS  |
| 107 | VPP  |
| 108 | GND  |
| 109 | VCCI |
| 110 | VSV  |
| 111 | I/O  |
| 112 | I/O  |
| 113 | VCC  |
| 114 | I/O  |
| 115 | I/O  |
| 116 | I/O  |
| 117 | I/O  |
| 118 | GND  |
| 119 | I/O  |
| 120 | I/O  |
| 121 | I/O  |
| 122 | I/O  |
| 123 | GNDI |
| 124 | I/O  |
| 125 | I/O  |
| 126 | I/O  |
| 127 | I/O  |
| 128 | I/O  |
| 129 | I/O  |
| 130 | I/O  |
| 131 | SDI  |
| 132 | I/O  |
| 133 | I/O  |
| 134 | I/O  |
| 135 | I/O  |
| 136 | VCCI |
| 137 | I/O  |