



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 72 |
| Number of Gates | 36000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-1pl84 |

Figures

| | | |
|-----------|--|-----|
| Figure 1 | Ordering Information | 3 |
| Figure 2 | 42MX C-Module Implementation | 7 |
| Figure 3 | 42MX C-Module Implementation | 7 |
| Figure 4 | 42MX S-Module Implementation | 8 |
| Figure 5 | A42MX24 and A42MX36 D-Module Implementation | 9 |
| Figure 6 | A42MX36 Dual-Port SRAM Block | 9 |
| Figure 7 | MX Routing Structure | 10 |
| Figure 8 | Clock Networks of 42MX Devices | 11 |
| Figure 9 | Quadrant Clock Network of A42MX36 Devices | 11 |
| Figure 10 | 42MX I/O Module | 12 |
| Figure 11 | PCI Output Structure of A42MX24 and A42MX36 Devices | 12 |
| Figure 12 | Silicon Explorer II Setup with 40MX | 16 |
| Figure 13 | Silicon Explorer II Setup with 42MX | 17 |
| Figure 14 | 42MX IEEE 1149.1 Boundary Scan Circuitry | 18 |
| Figure 15 | Device Selection Wizard | 19 |
| Figure 16 | Typical Output Drive Characteristics (Based Upon Measured Data) | 28 |
| Figure 17 | 40MX Timing Model* | 30 |
| Figure 18 | 42MX Timing Model | 30 |
| Figure 19 | 42MX Timing Model (Logic Functions Using Quadrant Clocks) | 31 |
| Figure 20 | 42MX Timing Model (SRAM Functions) | 32 |
| Figure 21 | Output Buffer Delays | 32 |
| Figure 22 | AC Test Loads | 33 |
| Figure 23 | Input Buffer Delays | 33 |
| Figure 24 | Module Delays | 33 |
| Figure 25 | Flip-Flops and Latches | 34 |
| Figure 26 | Input Buffer Latches | 34 |
| Figure 27 | Output Buffer Latches | 35 |
| Figure 28 | Decode Module Timing | 35 |
| Figure 29 | SRAM Timing Characteristics | 35 |
| Figure 30 | 42MX SRAM Write Operation | 36 |
| Figure 31 | 42MX SRAM Synchronous Read Operation | 36 |
| Figure 32 | 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled) | 36 |
| Figure 33 | 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled) | 37 |
| Figure 34 | 42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 5.0\text{ V}$) | 38 |
| Figure 35 | 40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCC = 5.0\text{ V}$) | 39 |
| Figure 36 | 42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 3.3\text{ V}$) | 39 |
| Figure 37 | 40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCC = 3.3\text{ V}$) | 40 |
| Figure 38 | PL44 | 86 |
| Figure 39 | PL68 | 88 |
| Figure 40 | PL84 | 90 |
| Figure 41 | PQ100 | 93 |
| Figure 42 | PQ144 | 97 |
| Figure 43 | PQ160 | 102 |
| Figure 44 | PQ208 | 107 |
| Figure 45 | PQ240 | 113 |
| Figure 46 | VQ80 | 120 |
| Figure 47 | VQ100 | 123 |
| Figure 48 | TQ176 | 126 |
| Figure 49 | CQ208 | 131 |
| Figure 50 | CQ256 | 138 |

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 14 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|--------------------|--------------|------------|-------------|-------|
| Temperature Range* | 0 to +70 | –40 to +85 | –55 to +125 | °C |
| VCC (40MX) | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |
| VCCA (42MX) | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |
| VCCI (42MX) | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |

Note: * Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

3.7.1 5 V TTL Electrical Specifications

The following tables show 5 V TTL electrical specifications.

Table 15 • 5V TTL Electrical Specifications

| Symbol | Parameter | Commercial | | Commercial -F | | Industrial | | Military | | Units |
|--|---|------------|------------|---------------|------------|------------|------------|-----------|------------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| VOH ¹ | IOH = –10 mA | 2.4 | | 2.4 | | | | | | V |
| | IOH = –4 mA | | | | | 3.7 | | 3.7 | | V |
| VOL ¹ | IOL = 10 mA | 0.5 | | 0.5 | | | | | | V |
| | IOL = 6 mA | | | | | 0.4 | | 0.4 | | V |
| VIL | | –0.3 | 0.8 | –0.3 | 0.8 | –0.3 | 0.8 | –0.3 | 0.8 | V |
| VIH (40MX) | | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIH (42MX) ² | | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | V |
| IIL | VIN = 0.5 V | –10 | | –10 | | –10 | | –10 | | μA |
| IIH | VIN = 2.7 V | –10 | | –10 | | –10 | | –10 | | μA |
| Input Transition Time, T_R and T_F | | 500 | | 500 | | 500 | | 500 | | ns |
| C_{IO} I/O Capacitance | | 10 | | 10 | | 10 | | 10 | | pF |
| Standby Current, ICC^3 | A40MX02, A40MX04 | 3 | | 25 | | 10 | | 25 | | mA |
| | A42MX09 | 5 | | 25 | | 25 | | 25 | | mA |
| | A42MX16 | 6 | | 25 | | 25 | | 25 | | mA |
| | A42MX24, A42MX36 | 20 | | 25 | | 25 | | 25 | | mA |
| Low power mode Standby Current | 42MX devices only | 0.5 | | ICC – 5.0 | | ICC – 5.0 | | ICC – 5.0 | | mA |
| IIO, I/O source sink current | Can be derived from the <i>IBIS model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) | | | | | | | | | |

1. Only one output tested at a time. VCC/VCCI = min

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

3. All outputs unloaded. All inputs = VCC/VCCI or GND

3.8 3.3 V Operating Conditions

The following table shows 3.3 V operating conditions.

Table 16 • Absolute Maximum Ratings for 40MX Devices*

| Symbol | Parameter | Limits | Units |
|------------------|---------------------|-------------------|-------|
| VCC | DC Supply Voltage | -0.5 to +7.0 | V |
| VI | Input Voltage | -0.5 to VCC + 0.5 | V |
| VO | Output Voltage | -0.5 to VCC + 0.5 | V |
| t _{STG} | Storage Temperature | -65 to + 150 | °C |

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 17 • Absolute Maximum Ratings for 42MX Devices*

| Symbol | Parameter | Limits | Units |
|------------------|-----------------------------|------------------|-------|
| VCCI | DC Supply Voltage for I/Os | -0.5 to +7.0 | V |
| VCCA | DC Supply Voltage for Array | -0.5 to +7.0 | V |
| VI | Input Voltage | -0.5 to VCCI+0.5 | V |
| VO | Output Voltage | -0.5 to VCCI+0.5 | V |
| t _{STG} | Storage Temperature | -65 to +150 | °C |


Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 18 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|--------------------|------------|------------|-------------|-------|
| Temperature Range* | 0 to +70 | -40 to +85 | -55 to +125 | °C |
| VCC (40MX) | 3.0 to 3.6 | 3.0 to 3.6 | 3.0 to 3.6 | V |
| VCCA (42MX) | 3.0 to 3.6 | 3.0 to 3.6 | 3.0 to 3.6 | V |
| VCCI (42MX) | 3.0 to 3.6 | 3.0 to 3.6 | 3.0 to 3.6 | V |

Note: *Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

All the following tables show various specifications and operating conditions of 40MX and 42MX FPGAs.

Figure 16 • Typical Output Drive Characteristics (Based Upon Measured Data)

3.9.4 Junction Temperature (T_J)

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. The following equation can be used to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a(1)$$

EQ 4

where:


- T_a = Ambient Temperature
- ΔT = Temperature gradient between junction (silicon) and ambient
- $\Delta T = \theta_{ja} * P$ (2)
- P = Power
- θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in Table 27, page 29.

3.9.5 Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150°C.


Maximum power dissipation for commercial- and industrial-grade devices is a function of θ_{ja} .

Figure 35 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCC = 5.0 V)

Note: This derating factor applies to all routing and propagation delays

Table 30 • 42MX Temperature and Voltage Derating Factors(Normalized to TJ = 25°C, VCCA = 3.3 V)

| 42MX Voltage | Temperature | | | | | | |
|--------------|-------------|-------|------|------|------|------|-------|
| | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C |
| 3.00 | 0.97 | 1.00 | 1.10 | 1.15 | 1.32 | 1.36 | 1.45 |
| 3.30 | 0.84 | 0.87 | 0.96 | 1.00 | 1.15 | 1.18 | 1.26 |
| 3.60 | 0.81 | 0.84 | 0.92 | 0.96 | 1.10 | 1.13 | 1.21 |

**Figure 36 • 42MX Junction Temperature and Voltage Derating Curves
(Normalized to TJ = 25°C, VCCA = 3.3 V)**


Note: This derating factor applies to all routing and propagation delays

Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V)

| 40MX Voltage | Temperature | | | | | | |
|--------------|-------------|-------|------|------|------|------|-------|
| | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C |
| 3.00 | 1.08 | 1.12 | 1.21 | 1.26 | 1.50 | 1.64 | 2.00 |
| 3.30 | 0.86 | 0.89 | 0.96 | 1.00 | 1.19 | 1.30 | 1.59 |

Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$)

| | | Temperature | | | | | | |
|--------------|-------|-------------|------|------|------|------|-------|--|
| 40MX Voltage | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C | |
| 3.60 | 0.83 | 0.85 | 0.92 | 0.96 | 1.14 | 1.25 | 1.53 | |

Figure 37 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$)

Note: This derating factor applies to all routing and propagation delays

3.11.5 PCI System Timing Specification

The following tables list the critical PCI timing parameters and the corresponding timing parameters for the MX PCI-compliant devices.

3.11.6 PCI Models

Microsemi provides synthesizable VHDL and Verilog-HDL models for a PCI Target interface, a PCI Target and Target+DMA Master interface. Contact the Microsemi sales representative for more details.

Table 32 • Clock Specification for 33 MHz PCI

| Symbol | Parameter | PCI | | A42MX24 | | A42MX36 | | Units |
|------------|----------------|------|------|---------|------|---------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{CYC} | CLK Cycle Time | 30 | — | 4.0 | — | 4.0 | — | ns |
| t_{HIGH} | CLK High Time | 11 | — | 1.9 | — | 1.9 | — | ns |
| t_{LOW} | CLK Low Time | 11 | — | 1.9 | — | 1.9 | — | ns |

Table 33 • Timing Parameters for 33 MHz PCI

| Symbol | Parameter | PCI | | A42MX24 | | A42MX36 | | Units |
|----------------|--|-------|------|---------|---------|---------|---------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{VAL} | CLK to Signal Valid—Bused Signals | 2 | 11 | 2.0 | 9.0 | 2.0 | 9.0 | ns |
| $t_{VAL(PTP)}$ | CLK to Signal Valid—Point-to-Point | 2^2 | 12 | 2.0 | 9.0 | 2.0 | 9.0 | ns |
| t_{ON} | Float to Active | 2 | — | 2.0 | 4.0 | 2.0 | 4.0 | ns |
| t_{OFF} | Active to Float | — | 28 | — | 8.3^1 | — | 8.3^1 | ns |
| t_{SU} | Input Set-Up Time to CLK—Bused Signals | 7 | — | 1.5 | — | 1.5 | — | ns |

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _P Minimum Period | FO = 16 | 6.5 | | 7.5 | | 8.5 | | 10.1 | | 14.1 | ns |
| | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 | |
| f _{MAX} Maximum Frequency | FO = 16 | | 113 | | 105 | | 96 | | 83 | | 50 MHz |
| | FO = 128 | | 109 | | 101 | | 92 | | 80 | | 48 |
| TTL Output Module Timing⁴ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 4.7 | | 5.4 | | 6.1 | | 7.2 | | 10.0 ns |
| t _{DHL} Data-to-Pad LOW | | | 5.6 | | 6.4 | | 7.3 | | 8.6 | | 12.0 ns |
| t _{ENZH} Enable Pad Z to HIGH | | | 5.2 | | 6.0 | | 6.8 | | 8.1 | | 11.3 ns |
| t _{ENZL} Enable Pad Z to LOW | | | 6.6 | | 7.6 | | 8.6 | | 10.1 | | 14.1 ns |
| t _{ENHZ} Enable Pad HIGH to Z | | | 11.1 | | 12.8 | | 14.5 | | 17.1 | | 23.9 ns |
| t _{ENLZ} Enable Pad LOW to Z | | | 8.2 | | 9.5 | | 10.7 | | 12.6 | | 17.7 ns |
| d _{TLH} Delta LOW to HIGH | | | 0.03 | | 0.03 | | 0.04 | | 0.04 | | 0.06 ns/pF |
| d _{THL} Delta HIGH to LOW | | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 ns/pF |

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|----------------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| CMOS Output Module Timing⁴ | | | | | | | | | | | |
| t _{DH} | Data-to-Pad HIGH | 5.5 | 6.4 | 7.2 | 8.5 | 11.9 | ns | | | | |
| t _{DHL} | Data-to-Pad LOW | 4.8 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | | |
| t _{ENZH} | Enable Pad Z to HIGH | 4.7 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | | |
| t _{ENZL} | Enable Pad Z to LOW | 6.8 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | | |
| t _{ENHZ} | Enable Pad HIGH to Z | 11.1 | 12.8 | 14.5 | 17.1 | 23.9 | ns | | | | |
| t _{ENLZ} | Enable Pad LOW to Z | 8.2 | 9.5 | 10.7 | 12.6 | 17.7 | ns | | | | |
| d _{TLH} | Delta LOW to HIGH | 0.05 | 0.05 | 0.06 | 0.07 | 0.10 | ns/pF | | | | |
| d _{THL} | Delta HIGH to LOW | 0.03 | 0.03 | 0.04 | 0.04 | 0.06 | ns/pF | | | | |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro
4. Delays based on 35 pF loading

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Propagation Delays | | | | | | | | | | | |
| t _{PD1} | Single Module | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{PD2} | Dual-Module Macros | 2.3 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | | |
| t _{CO} | Sequential Clock-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{GO} | Latch G-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{RS} | Flip-Flop (Latch) Reset-to-Q | 1.2 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| Logic Module Predicted Routing Delays¹ | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | 1.2 | 1.6 | 1.8 | 2.1 | 3.0 | ns | | | | |
| t _{RD2} | FO = 2 Routing Delay | 1.9 | 2.2 | 2.5 | 2.9 | 4.1 | ns | | | | |
| t _{RD3} | FO = 3 Routing Delay | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns | | | | |
| t _{RD4} | FO = 4 Routing Delay | 2.9 | 3.4 | 3.9 | 4.5 | 6.3 | ns | | | | |
| t _{RD8} | FO = 8 Routing Delay | 5.0 | 5.8 | 6.6 | 7.8 | 10.9 | ns | | | | |
| Logic Module Sequential Timing² | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | 3.1 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |
| t _{HD³} | Flip-Flop (Latch) Data Input Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 3.1 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|---|------|----------|------|----------|------|-----------|------|----------|------|---------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{DH} | Data-to-Pad HIGH | | 3.1 | | 3.5 | | 3.9 | | 4.6 | | 6.4 ns |
| t _{DHL} | Data-to-Pad LOW | | 2.4 | | 2.6 | | 3.0 | | 3.5 | | 4.9 ns |
| t _{ENZH} | Enable Pad Z to HIGH | | 2.5 | | 2.8 | | 3.2 | | 3.8 | | 5.3 ns |
| t _{ENZL} | Enable Pad Z to LOW | | 2.8 | | 3.1 | | 3.5 | | 4.2 | | 5.8 ns |
| t _{ENHZ} | Enable Pad HIGH to Z | | 5.2 | | 5.7 | | 6.5 | | 7.6 | | 10.7 ns |
| t _{ENLZ} | Enable Pad LOW to Z | | 4.8 | | 5.3 | | 6.0 | | 7.1 | | 9.9 ns |
| t _{GLH} | G-to-Pad HIGH | | 4.9 | | 5.4 | | 6.2 | | 7.2 | | 10.1 ns |
| t _{GHL} | G-to-Pad LOW | | 4.9 | | 5.4 | | 6.2 | | 7.2 | | 10.1 ns |
| t _{LSU} | I/O Latch Set-Up | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 1.0 | ns |
| t _{LH} | I/O Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 5.5 | | 6.1 | | 6.9 | | 8.1 | | 11.3 ns |
| t _{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 10.6 | | 11.8 | | 13.4 | | 15.7 | | 22.0 ns |
| d _{TLH} | Capacitive Loading, LOW to HIGH | 0.04 | | 0.04 | | 0.04 | | 0.05 | | 0.07 | ns/pF |
| d _{THL} | Capacitive Loading, HIGH to LOW | 0.03 | | 0.03 | | 0.03 | | 0.04 | | 0.06 | ns/pF |

- For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|------------------------------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Combinatorial Functions¹ | | | | | | | | | | | |
| t _{PD} | Internal Array Module Delay | 2.0 | | 1.8 | | 2.1 | | 2.5 | | 3.4 | ns |
| t _{PDD} | Internal Decode Module Delay | 1.1 | | 2.2 | | 2.5 | | 3.0 | | 4.2 | ns |
| Logic Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | 1.7 | | 1.3 | | 1.4 | | 1.7 | | 2.3 | ns |
| t _{RD2} | FO = 2 Routing Delay | 2.0 | | 1.6 | | 1.8 | | 2.1 | | 3.0 | ns |
| t _{RD3} | FO = 3 Routing Delay | 1.1 | | 2.0 | | 2.2 | | 2.6 | | 3.7 | ns |
| t _{RD4} | FO = 4 Routing Delay | 1.5 | | 2.3 | | 2.6 | | 3.1 | | 4.3 | ns |
| t _{RD5} | FO = 8 Routing Delay | 1.8 | | 3.7 | | 4.2 | | 5.0 | | 7.0 | ns |

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|---|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 10.9 | | 12.1 | | 13.7 | | 16.1 | | 22.5 ns |
| d _{TLH} | Capacitive Loading, LOW to HIGH | | 0.10 | | 0.11 | | 0.12 | | 0.14 | | 0.20 ns/pF |
| d _{THL} | Capacitive Loading, HIGH to LOW | | 0.10 | | 0.11 | | 0.12 | | 0.14 | | 0.20 ns/pF |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | | 4.9 | | 5.5 | | 6.2 | | 7.3 | | 10.3 ns |
| t _{DHL} | Data-to-Pad LOW | | 3.4 | | 3.8 | | 4.3 | | 5.1 | | 7.1 ns |
| t _{ENZH} | Enable Pad Z to HIGH | | 3.7 | | 4.1 | | 4.7 | | 5.5 | | 7.7 ns |
| t _{ENZL} | Enable Pad Z to LOW | | 4.1 | | 4.6 | | 5.2 | | 6.1 | | 8.5 ns |
| t _{ENHZ} | Enable Pad HIGH to Z | | 7.4 | | 8.2 | | 9.3 | | 10.9 | | 15.3 ns |
| t _{ENLZ} | Enable Pad LOW to Z | | 6.9 | | 7.6 | | 8.7 | | 10.2 | | 14.3 ns |
| t _{GLH} | G-to-Pad HIGH | | 7.0 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| t _{GHL} | G-to-Pad LOW | | 7.0 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| t _{LSU} | I/O Latch Set-Up | | 0.7 | | 0.7 | | 0.8 | | 1.0 | | 1.4 ns |
| t _{LH} | I/O Latch Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 7.9 | | 8.8 | | 10.0 | | 11.8 | | 16.5 ns |

1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. *Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.*
5. Delays based on 35 pF loading.

3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK, I/O Diagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND, Ground

Input LOW supply voltage.

I/O, Input/Output

Input, output, tristate or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/Os pins are configured by the Designer software as shown in Table 46, page 84.

Table 46 • Configuration of Unused I/Os

| Device | Configuration |
|------------------|---------------|
| A40MX02, A40MX04 | Pulled LOW |
| A42MX09, A42MX16 | Pulled LOW |
| A42MX24, A42MX36 | Tristated |

In all cases, it is recommended to tie all unused MX I/O pins to LOW on the board. This applies to all dual-purpose pins when configured as I/Os as well.

LP, Low Power Mode

Controls the low power mode of all 42MX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation in 200 μ s after the LP pin is driven to a logic LOW.

MODE, Mode

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). The MODE pin is held HIGH to provide verification capability. The MODE pin should be terminated to GND through a 10k Ω resistor so that the MODE pin can be pulled HIGH when required.

NC, No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

PRA, I/O

PRB, I/OProbe A/B

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

QCLKA/B/C/D, I/O Quadrant Clock

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as user I/Os.

SDI, I/OSerial Data Input


Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

SDO, I/OSerial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" command is run. It will return to user I/O when "checksum" is complete.

TCK, I/O Test Clock

Figure 39 • PL68**Table 48 • PL68**

| PL68 | | |
|-------------------|-------------------------|-------------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 1 | I/O | I/O |
| 2 | I/O | I/O |
| 3 | I/O | I/O |
| 4 | VCC | VCC |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | I/O | I/O |
| 8 | I/O | I/O |
| 9 | I/O | I/O |
| 10 | I/O | I/O |
| 11 | I/O | I/O |
| 12 | I/O | I/O |
| 13 | I/O | I/O |
| 14 | GND | GND |
| 15 | GND | GND |
| 16 | I/O | I/O |
| 17 | I/O | I/O |
| 18 | I/O | I/O |
| 19 | I/O | I/O |
| 20 | I/O | I/O |
| 21 | VCC | VCC |
| 22 | I/O | I/O |
| 23 | I/O | I/O |

Table 51 • PQ144

| PQ144 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| 80 | GNDI |
| 81 | NC |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | I/O |
| 87 | I/O |
| 88 | VKS |
| 89 | VPP |
| 90 | VCC |
| 91 | VCCI |
| 92 | NC |
| 93 | VSV |
| 94 | I/O |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | I/O |
| 99 | I/O |
| 100 | GND |
| 101 | GNDI |
| 102 | NC |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | I/O |
| 107 | I/O |
| 108 | I/O |
| 109 | I/O |
| 110 | SDI |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | GNDQ |

Table 51 • PQ144

| PQ144 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| 117 | GNDI |
| 118 | NC |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | I/O |
| 123 | PROBA |
| 124 | I/O |
| 125 | CLKA |
| 126 | VCC |
| 127 | VCCI |
| 128 | NC |
| 129 | I/O |
| 130 | CLKB |
| 131 | I/O |
| 132 | PROBB |
| 133 | I/O |
| 134 | I/O |
| 135 | I/O |
| 136 | GND |
| 137 | GNDI |
| 138 | NC |
| 139 | I/O |
| 140 | I/O |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | DCLK |

Table 52 • PQ160

| PQ160 | Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| | 21 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| | 22 | I/O | I/O | I/O |
| | 23 | PRA, I/O | PRA, I/O | PRA, I/O |
| | 24 | NC | I/O | WD, I/O |
| | 25 | I/O | I/O | WD, I/O |
| | 26 | I/O | I/O | I/O |
| | 27 | I/O | I/O | I/O |
| | 28 | NC | I/O | I/O |
| | 29 | I/O | I/O | WD, I/O |
| | 30 | GND | GND | GND |
| | 31 | NC | I/O | WD, I/O |
| | 32 | I/O | I/O | I/O |
| | 33 | I/O | I/O | I/O |
| | 34 | I/O | I/O | I/O |
| | 35 | NC | VCCI | VCCI |
| | 36 | I/O | I/O | WD, I/O |
| | 37 | I/O | I/O | WD, I/O |
| | 38 | SDI, I/O | SDI, I/O | SDI, I/O |
| | 39 | I/O | I/O | I/O |
| | 40 | GND | GND | GND |
| | 41 | I/O | I/O | I/O |
| | 42 | I/O | I/O | I/O |
| | 43 | I/O | I/O | I/O |
| | 44 | GND | GND | GND |
| | 45 | I/O | I/O | I/O |
| | 46 | I/O | I/O | I/O |
| | 47 | I/O | I/O | I/O |
| | 48 | I/O | I/O | I/O |
| | 49 | GND | GND | GND |
| | 50 | I/O | I/O | I/O |
| | 51 | I/O | I/O | I/O |
| | 52 | NC | I/O | I/O |
| | 53 | I/O | I/O | I/O |
| | 54 | NC | VCCA | VCCA |
| | 55 | I/O | I/O | I/O |
| | 56 | I/O | I/O | I/O |
| | 57 | VCCA | VCCA | VCCA |

Table 52 • PQ160

| PQ160 | Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| | 95 | I/O | I/O | I/O |
| | 96 | I/O | I/O | WD, I/O |
| | 97 | I/O | I/O | I/O |
| | 98 | VCCA | VCCA | VCCA |
| | 99 | GND | GND | GND |
| | 100 | NC | I/O | I/O |
| | 101 | I/O | I/O | I/O |
| | 102 | I/O | I/O | I/O |
| | 103 | NC | I/O | I/O |
| | 104 | I/O | I/O | I/O |
| | 105 | I/O | I/O | I/O |
| | 106 | I/O | I/O | WD, I/O |
| | 107 | I/O | I/O | WD, I/O |
| | 108 | I/O | I/O | I/O |
| | 109 | GND | GND | GND |
| | 110 | NC | I/O | I/O |
| | 111 | I/O | I/O | WD, I/O |
| | 112 | I/O | I/O | WD, I/O |
| | 113 | I/O | I/O | I/O |
| | 114 | NC | VCCI | VCCI |
| | 115 | I/O | I/O | WD, I/O |
| | 116 | NC | I/O | WD, I/O |
| | 117 | I/O | I/O | I/O |
| | 118 | I/O | I/O | TDI, I/O |
| | 119 | I/O | I/O | TMS, I/O |
| | 120 | GND | GND | GND |
| | 121 | I/O | I/O | I/O |
| | 122 | I/O | I/O | I/O |
| | 123 | I/O | I/O | I/O |
| | 124 | NC | I/O | I/O |
| | 125 | GND | GND | GND |
| | 126 | I/O | I/O | I/O |
| | 127 | I/O | I/O | I/O |
| | 128 | I/O | I/O | I/O |
| | 129 | NC | I/O | I/O |
| | 130 | GND | GND | GND |
| | 131 | I/O | I/O | I/O |

Table 54 • PQ240

| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 52 | VCCI |
| 53 | I/O |
| 54 | WD, I/O |
| 55 | WD, I/O |
| 56 | I/O |
| 57 | SDI, I/O |
| 58 | I/O |
| 59 | VCCA |
| 60 | GND |
| 61 | GND |
| 62 | I/O |
| 63 | I/O |
| 64 | I/O |
| 65 | I/O |
| 66 | I/O |
| 67 | I/O |
| 68 | I/O |
| 69 | I/O |
| 70 | I/O |
| 71 | VCCI |
| 72 | I/O |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | I/O |
| 77 | I/O |
| 78 | I/O |
| 79 | I/O |
| 80 | I/O |
| 81 | I/O |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | VCCA |
| 86 | I/O |
| 87 | I/O |
| 88 | VCCA |

Table 58 • CQ208

| CQ208 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 1 | GND |
| 2 | VCCA |
| 3 | MODE |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | VCCA |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |
| 22 | GND |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | I/O |
| 27 | GND |
| 28 | VCCI |
| 29 | VCCA |
| 30 | I/O |
| 31 | I/O |
| 32 | VCCA |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 59 | I/O |
| 60 | VCCA |
| 61 | GND |
| 62 | GND |
| 63 | NC |
| 64 | NC |
| 65 | NC |
| 66 | I/O |
| 67 | SDO, TDO, I/O |
| 68 | I/O |
| 69 | WD, I/O |
| 70 | WD, I/O |
| 71 | I/O |
| 72 | VCCI |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | WD, I/O |
| 77 | GND |
| 78 | WD, I/O |
| 79 | I/O |
| 80 | QCLKB, I/O |
| 81 | I/O |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | I/O |
| 87 | WD, I/O |
| 88 | WD, I/O |
| 89 | I/O |
| 90 | I/O |
| 91 | I/O |
| 92 | I/O |
| 93 | I/O |
| 94 | I/O |
| 95 | VCCI |

Table 61 • PG132

| PG132 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| G12 | VSV |
| F13 | I/O |
| F12 | I/O |
| F11 | I/O |
| F10 | I/O |
| E13 | I/O |
| D13 | I/O |
| D12 | I/O |
| C13 | I/O |
| B13 | I/O |
| D11 | I/O |
| C12 | I/O |
| A13 | I/O |
| C11 | I/O |
| B12 | SDI |
| B11 | I/O |
| C10 | I/O |
| A12 | I/O |
| A11 | I/O |
| B10 | I/O |
| D8 | I/O |
| A10 | I/O |
| C8 | I/O |
| A9 | I/O |
| B8 | PRBA |
| A8 | I/O |
| B7 | CLKA |
| A7 | I/O |
| B6 | CLKB |
| A6 | I/O |
| C6 | PRBB |
| A5 | I/O |
| D6 | I/O |
| A4 | I/O |
| B4 | I/O |
| A3 | I/O |
| C4 | I/O |