



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-1pq160

Tables

Table 1	Product profile	1
Table 2	Plastic Device Resources	4
Table 3	Ceramic Device Resources	4
Table 4	Temperature Grade Offerings	5
Table 5	Speed Grade Offerings	5
Table 6	Voltage Support of MX Devices	13
Table 7	Fixed Capacitance Values for MX FPGAs (pF)	16
Table 8	Device Configuration Options for Probe Capability	17
Table 9	Test Access Port Descriptions	18
Table 10	Supported BST Public Instructions	18
Table 11	Boundary Scan Pin Configuration and Functionality	19
Table 12	Absolute Maximum Ratings for 40MX Devices*	20
Table 13	Absolute Maximum Ratings for 42MX Devices*	20
Table 14	Recommended Operating Conditions	21
Table 15	5V TTL Electrical Specifications	21
Table 16	Absolute Maximum Ratings for 40MX Devices*	22
Table 17	Absolute Maximum Ratings for 42MX Devices*	22
Table 18	Recommended Operating Conditions	22
Table 19	3.3V LVTTL Electrical Specifications	23
Table 20	Absolute Maximum Ratings*	23
Table 21	Recommended Operating Conditions	24
Table 22	Mixed 5.0V/3.3V Electrical Specifications	25
Table 23	DC Specification (5.0 V PCI Signaling)	25
Table 24	AC Specifications (5.0V PCI Signaling)*	26
Table 25	DC Specification (3.3 V PCI Signaling)	27
Table 26	AC Specifications for (3.3 V PCI Signaling)*	27
Table 27	Package Thermal Characteristics	29
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $\text{VCCA} = 5.0 \text{ V}$)	38
Table 29	40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$, $\text{VCC} = 5.0 \text{ V}$)	38
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$, $\text{VCCA} = 3.3 \text{ V}$)	39
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $\text{VCC} = 3.3 \text{ V}$)	39
Table 32	Clock Specification for 33 MHz PCI	40
Table 33	Timing Parameters for 33 MHz PCI	40
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation)	41
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation)	43
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	46
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	49
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	52
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	56
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	60
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	64
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	67
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	71
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	75
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	75

2.4 Plastic Device Resources

Table 2 • Plastic Device Resources

Device	User I/Os											
	PLCC		PLCC		PQFP		PQFP		VQFP		TQFP	PBGA
	44-Pin	68-Pin	84-Pin	100-Pin	144-Pin	160-Pin	208-Pin	240-Pin	80-Pin	100-Pin	176-Pin	272-Pin
A40MX02	34	57	—	57	—	—	—	—	57	—	—	—
A40MX04	34	57	69	69	—	—	—	—	69	—	—	—
A42MX09	—	—	72	83	95	101	—	—	—	83	104	—
A42MX16	—	—	72	83	—	125	140	—	—	83	140	—
A42MX24	—	—	72	—	—	125	176	—	—	—	150	—
A42MX36	—	—	—	—	—	—	176	202	—	—	—	202

Note: **Package Definitions:** PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array

2.5 Ceramic Device Resources

Table 3 • Ceramic Device Resources

Device	User I/Os			
	CPGA 132-Pin	CQFP 172-Pin	CQFP 208-Pin	CQFP 256-Pin
A42MX09	95			
A42MX16		131		
A42MX36			176	202

Note: **Package Definitions:** CQFP = Ceramic Quad Flat Pack

3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

Table 25 • DC Specification (3.3 V PCI Signaling)¹

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
VCCI	Supply Voltage for I/Os		3.0	3.6	3.0	3.6 ²	V
VIH	Input High Voltage		0.5	VCC + 0.5	0.5	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
I _{IH}	Input High Leakage Current	V _{IN} = 2.7 V		70		10	µA
I _{IL}	Input Leakage Current			-70		-10	µA
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	0.9		3.3		V
V _{OL}	Output Low Voltage	I _{OUT} = 3 mA, 6 mA	0.1		0.1 VCCI		V
C _{IN}	Input Pin Capacitance			10		10	pF
C _{CLK}	CLK Pin Capacitance		5	12		10	pF
L _{PIN}	Pin Inductance			20		< 8 nH ³	nH

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.


2. Maximum rating for VCCI -0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.


Table 26 • AC Specifications for (3.3 V PCI Signaling)^{*}

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
I _{CL}	Low Clamp Current	-5 < V _{IN} ≤ -1	-25 + (V _{IN} + 1) / 0.015		-60	-10	mA
Slew (r)	Output Rise Slew Rate	0.2 V to 0.6 V load	1		4	1.8	V/ns
Slew (f)	Output Fall Slew Rate	0.6 V to 0.2 V load	1		4	2.8	4.0
							V/ns

Note: *PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

Figure 30 • 42MX SRAM Write Operation

Note: Identical timing for falling edge clock

Figure 31 • 42MX SRAM Synchronous Read Operation

Note: Identical timing for falling edge clock


Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _P Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1	ns
	FO = 128	6.8		7.8		8.9		10.4		14.6	
f _{MAX} Maximum Frequency	FO = 16		113		105		96		83		50 MHz
	FO = 128		109		101		92		80		48
TTL Output Module Timing⁴											
t _{DLH} Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0 ns
t _{DHL} Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0 ns
t _{ENZH} Enable Pad Z to HIGH			5.2		6.0		6.8		8.1		11.3 ns
t _{ENZL} Enable Pad Z to LOW			6.6		7.6		8.6		10.1		14.1 ns
t _{ENHZ} Enable Pad HIGH to Z			11.1		12.8		14.5		17.1		23.9 ns
t _{ENLZ} Enable Pad LOW to Z			8.2		9.5		10.7		12.6		17.7 ns
d _{TLH} Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL} Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08 ns/pF

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁴											
t _{DH}	Data-to-Pad HIGH	5.5	6.4	7.2	8.5	11.9	ns				
t _{DHL}	Data-to-Pad LOW	4.8	5.5	6.2	7.3	10.2	ns				
t _{ENZH}	Enable Pad Z to HIGH	4.7	5.5	6.2	7.3	10.2	ns				
t _{ENZL}	Enable Pad Z to LOW	6.8	7.9	8.9	10.5	14.7	ns				
t _{ENHZ}	Enable Pad HIGH to Z	11.1	12.8	14.5	17.1	23.9	ns				
t _{ENLZ}	Enable Pad LOW to Z	8.2	9.5	10.7	12.6	17.7	ns				
d _{TLH}	Delta LOW to HIGH	0.05	0.05	0.06	0.07	0.10	ns/pF				
d _{THL}	Delta HIGH to LOW	0.03	0.03	0.04	0.04	0.06	ns/pF				

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro
4. Delays based on 35 pF loading

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays											
t _{PD1}	Single Module	1.2	1.4	1.6	1.9	2.7	ns				
t _{PD2}	Dual-Module Macros	2.3	3.1	3.5	4.1	5.7	ns				
t _{CO}	Sequential Clock-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
t _{GO}	Latch G-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
t _{RS}	Flip-Flop (Latch) Reset-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
Logic Module Predicted Routing Delays¹											
t _{RD1}	FO = 1 Routing Delay	1.2	1.6	1.8	2.1	3.0	ns				
t _{RD2}	FO = 2 Routing Delay	1.9	2.2	2.5	2.9	4.1	ns				
t _{RD3}	FO = 3 Routing Delay	2.4	2.8	3.2	3.7	5.2	ns				
t _{RD4}	FO = 4 Routing Delay	2.9	3.4	3.9	4.5	6.3	ns				
t _{RD8}	FO = 8 Routing Delay	5.0	5.8	6.6	7.8	10.9	ns				
Logic Module Sequential Timing²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	3.1	3.5	4.0	4.7	6.6	ns				
t _{HD³}	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	3.1	3.5	4.0	4.7	6.6	ns				

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		1.0	1.2	1.3	1.6	2.2	ns			
t _{INYL}	Pad-to-Y LOW		0.8	0.9	1.0	1.2	1.7	ns			
t _{INGH}	G to Y HIGH		1.3	1.4	1.6	1.9	2.7	ns			
t _{INGL}	G to Y LOW		1.3	1.4	1.6	1.9	2.7	ns			
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.0	2.2	2.5	3.0	4.2	ns			
t _{IRD2}	FO = 2 Routing Delay		2.3	2.5	2.9	3.4	4.7	ns			
t _{IRD3}	FO = 3 Routing Delay		2.5	2.8	3.2	3.7	5.2	ns			
t _{IRD4}	FO = 4 Routing Delay		2.8	3.1	3.5	4.1	5.7	ns			
t _{IRD8}	FO = 8 Routing Delay		3.7	4.1	4.7	5.5	7.7	ns			
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	2.4	2.7	3.0	3.6	5.0	ns			
		FO = 256	2.7	3.0	3.4	4.0	5.5	ns			
t _{CKL}	Input HIGH to LOW	FO = 32	3.5	3.9	4.4	5.2	7.3	ns			
		FO = 256	3.9	4.3	4.9	5.7	8.0	ns			
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	1.2	1.4	1.5	1.8	2.5	ns			
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns			
t _{PWL}	Minimum Pulse Width LOW	FO = 32	1.2	1.4	1.5	1.8	2.5	ns			
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns			
t _{CKSW}	Maximum Skew	FO = 32	0.3	0.3	0.4	0.5	0.6	ns			
		FO = 256	0.3	0.3	0.4	0.5	0.6	ns			
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	ns			
		FO = 256	0.0	0.0	0.0	0.0	0.0	ns			
t _{HEXT}	Input Latch External Hold	FO = 32	2.3	2.6	3.0	3.5	4.9	ns			
		FO = 256	2.2	2.4	3.3	3.9	5.5	ns			
t _P	Minimum Period	FO = 32	3.4	3.7	4.0	4.7	7.8	ns			
		FO = 256	3.7	4.1	4.5	5.2	8.6	ns			
f _{MAX}	Maximum Frequency	FO = 32	296	269	247	215	129	MHz			
		FO = 256	268	244	224	195	117	MHz			

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁴											
t _{DLH}	Data-to-Pad HIGH	2.5	2.8	3.2	3.7	5.2	ns				
t _{DHL}	Data-to-Pad LOW	3.0	3.3	3.7	4.4	6.1	ns				
t _{ENZH}	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns				
t _{ENZL}	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns				
t _{ENHZ}	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns				
t _{GLH}	G-to-Pad HIGH	2.9	3.2	3.6	4.3	6.0	ns				
t _{GHL}	G-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns				
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns				
d _{TLH}	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d _{THL}	Capacitive Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{ACO}	Array Clock-to-Out (Pad-to-Pad),64 Clock Loading		11.3		12.5		14.2		16.7		23.3 ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.04		0.04		0.05		0.06		0.08 ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.05		0.05		0.06		0.07		0.10 ns/pF

1. For dual-module macros use tPD1 + tRD1 + taped, to + tRD1 + taped, or tPD1 + tRD1 + tusk, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay		1.2		1.3		1.5		1.8		2.5 ns
t _{PDD}	Internal Decode Module Delay		1.4		1.6		1.8		2.1		3.0 ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay		0.8		0.9		1.0		1.2		1.7 ns
t _{RD2}	FO = 2 Routing Delay		1.0		1.2		1.3		1.5		2.1 ns
t _{RD3}	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.6 ns
t _{RD4}	FO = 4 Routing Delay		1.5		1.7		1.9		2.2		3.1 ns
t _{RD5}	FO = 8 Routing Delay		2.4		2.7		3.0		3.6		5.0 ns
Logic Module Sequential Timing^{3, 4}											
t _{CO}	Flip-Flop Clock-to-Output		1.3		1.4		1.6		1.9		2.7 ns
t _{GO}	Latch Gate-to-Output		1.2		1.3		1.5		1.8		2.5 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.3		0.4		0.4		0.5		0.7	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.4		0.5		0.5		0.6		0.8	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		3.3		3.7		4.2		4.9		6.9 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		4.4		4.8		5.3		6.5		9.0 ns

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Logic Module Sequential Timing^{3,4}											
t _{CO}	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t _{INGO}	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t _{ILA}	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Synchronous SRAM Operations (continued)											
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{RENSU}	Read Enable Set-Up	0.9	1.0	1.1	1.3	1.8	1.8	ns	ns	ns	ns
t _{RENH}	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	9.8	ns	ns	ns	ns
t _{WENSU}	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	7.8	ns	ns	ns	ns
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{BENS}	Block Enable Set-Up	3.9	4.3	4.9	5.7	8.0	8.0	ns	ns	ns	ns
t _{BENH}	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
Asynchronous SRAM Operations											
t _{RPD}	Asynchronous Access Time	11.3	12.6	14.3	16.8	23.5	23.5	ns	ns	ns	ns
t _{RDADV}	Read Address Valid	12.3	13.7	15.5	18.2	25.5	25.5	ns	ns	ns	ns
t _{ADSU}	Address/Data Set-Up Time	2.3	2.5	2.8	3.4	4.8	4.8	ns	ns	ns	ns
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{RENSUA}	Read Enable Set-Up to Address Valid	0.9	1.0	1.1	1.3	1.8	1.8	ns	ns	ns	ns
t _{RENHA}	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	9.8	ns	ns	ns	ns
t _{WENSU}	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	7.8	ns	ns	ns	ns
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{DOH}	Data Out Hold Time	1.8	2.0	2.1	2.5	3.5	3.5	ns	ns	ns	ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y	1.4	1.6	1.8	2.1	3.0	3.0	ns	ns	ns	ns
t _{INGO}	Input Latch Gate-to-Output	2.0	2.2	2.5	2.9	4.1	4.1	ns	ns	ns	ns
t _{INH}	Input Latch Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t _{INSU}	Input Latch Set-Up	0.7	0.7	0.8	1.0	1.4	1.4	ns	ns	ns	ns
t _{ILA}	Latch Active Pulse Width	6.5	7.3	8.2	9.7	13.5	13.5	ns	ns	ns	ns

Figure 44 • PQ208**Table 53 • PQ208**

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	1	GND	GND	GND
	2	NC	VCCA	VCCA
	3	MODE	MODE	MODE
	4	I/O	I/O	I/O
	5	I/O	I/O	I/O
	6	I/O	I/O	I/O
	7	I/O	I/O	I/O
	8	I/O	I/O	I/O
	9	NC	I/O	I/O
	10	NC	I/O	I/O
	11	NC	I/O	I/O
	12	I/O	I/O	I/O
	13	I/O	I/O	I/O
	14	I/O	I/O	I/O
	15	I/O	I/O	I/O
	16	NC	I/O	I/O
	17	VCCA	VCCA	VCCA
	18	I/O	I/O	I/O
	19	I/O	I/O	I/O
	20	I/O	I/O	I/O

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	169	I/O	WD, I/O	WD, I/O
	170	I/O	I/O	I/O
	171	NC	I/O	QCLKD, I/O
	172	I/O	I/O	I/O
	173	I/O	I/O	I/O
	174	I/O	I/O	I/O
	175	I/O	I/O	I/O
	176	I/O	WD, I/O	WD, I/O
	177	I/O	WD, I/O	WD, I/O
	178	PRA, I/O	PRA, I/O	PRA, I/O
	179	I/O	I/O	I/O
	180	CLKA, I/O	CLKA, I/O	CLKA, I/O
	181	NC	I/O	I/O
	182	NC	VCCI	VCCI
	183	VCCA	VCCA	VCCA
	184	GND	GND	GND
	185	I/O	I/O	I/O
	186	CLKB, I/O	CLKB, I/O	CLKB, I/O
	187	I/O	I/O	I/O
	188	PRB, I/O	PRB, I/O	PRB, I/O
	189	I/O	I/O	I/O
	190	I/O	WD, I/O	WD, I/O
	191	I/O	WD, I/O	WD, I/O
	192	I/O	I/O	I/O
	193	NC	I/O	I/O
	194	NC	WD, I/O	WD, I/O
	195	NC	WD, I/O	WD, I/O
	196	I/O	I/O	QCLKC, I/O
	197	NC	I/O	I/O
	198	I/O	I/O	I/O
	199	I/O	I/O	I/O
	200	I/O	I/O	I/O
	201	NC	I/O	I/O
	202	VCCI	VCCI	VCCI
	203	I/O	WD, I/O	WD, I/O
	204	I/O	WD, I/O	WD, I/O
	205	I/O	I/O	I/O

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
15	QCLKC, I/O
16	I/O
17	WD, I/O
18	WD, I/O
19	I/O
20	I/O
21	WD, I/O
22	WD, I/O
23	I/O
24	PRB, I/O
25	I/O
26	CLKB, I/O
27	I/O
28	GND
29	VCCA
30	VCCI
31	I/O
32	CLKA, I/O
33	I/O
34	PRA, I/O
35	I/O
36	I/O
37	WD, I/O
38	WD, I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	QCLKD, I/O
46	I/O
47	WD, I/O
48	WD, I/O
49	I/O
50	I/O
51	I/O

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
52	VCCI
53	I/O
54	WD, I/O
55	WD, I/O
56	I/O
57	SDI, I/O
58	I/O
59	VCCA
60	GND
61	GND
62	I/O
63	I/O
64	I/O
65	I/O
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	VCCI
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	VCCA
86	I/O
87	I/O
88	VCCA

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
126	WD, I/O
127	I/O
128	VCCI
129	I/O
130	I/O
131	I/O
132	WD, I/O
133	WD, I/O
134	I/O
135	QCLKB, I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	WD, I/O
143	WD, I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	VCCI
151	VCCA
152	GND
153	I/O
154	I/O
155	I/O
156	I/O
157	I/O
158	I/O
159	WD, I/O
160	WD, I/O
161	I/O
162	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
207	I/O
208	I/O
209	QCLKC, I/O
210	I/O
211	WD, I/O
212	WD, I/O
213	I/O
214	I/O
215	WD, I/O
216	WD, I/O
217	I/O
218	PRB, I/O
219	I/O
220	CLKB, I/O
221	I/O
222	GND
223	GND
224	VCCA
225	VCCI
226	I/O
227	CLKA, I/O
228	I/O
229	PRA, I/O
230	I/O
231	I/O
232	WD, I/O
233	WD, I/O
234	I/O
235	I/O
236	I/O
237	I/O
238	I/O
239	I/O
240	QCLKD, I/O
241	I/O
242	WD, I/O
243	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
A6	I/O
A7	WD, I/O
A8	WD, I/O
A9	I/O
A10	I/O
A11	CLKA
A12	I/O
A13	I/O
A14	I/O
A15	I/O
A16	WD, I/O
A17	I/O
A18	I/O
A19	GND
A20	GND
B1	GND
B2	GND
B3	DCLK, I/O
B4	I/O
B5	I/O
B6	I/O
B7	WD, I/O
B8	I/O
B9	PRB, I/O
B10	I/O
B11	I/O
B12	WD, I/O
B13	I/O
B14	I/O
B15	WD, I/O
B16	I/O
B17	WD, I/O
B18	I/O
B19	GND
B20	GND
C1	I/O
C2	MODE

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
M10	GND
M11	GND
M12	GND
M17	I/O
M18	I/O
M19	I/O
M20	I/O
N1	I/O
N2	I/O
N3	I/O
N4	VCCI
N17	VCCI
N18	I/O
N19	I/O
N20	I/O
P1	I/O
P2	I/O
P3	I/O
P4	VCCA
P17	I/O
P18	I/O
P19	I/O
P20	I/O
R1	I/O
R2	I/O
R3	I/O
R4	VCCI
R17	VCCI
R18	I/O
R19	I/O
R20	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T17	VCCA
T18	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
T19	I/O
T20	I/O
U1	I/O
U2	I/O
U3	I/O
U4	I/O
U5	VCCI
U6	WD, I/O
U7	I/O
U8	I/O
U9	WD, I/O
U10	VCCA
U11	VCCI
U12	I/O
U13	I/O
U14	QCLKB, I/O
U15	I/O
U16	VCCI
U17	I/O
U18	GND
U19	I/O
U20	I/O
V1	I/O
V2	I/O
V3	GND
V4	GND
V5	I/O
V6	I/O
V7	I/O
V8	WD, I/O
V9	I/O
V10	I/O
V11	I/O
V12	I/O
V13	WD, I/O
V14	I/O
V15	WD, I/O