# E·XFL



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	176
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-1pgg208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 51	BG272	45
Figure 52	PG132	53
Figure 53	CQ172	58

# 3 40MX and 42MX FPGAs

# 3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

# 3.2 MX Architectural Overview


The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.

## 3.2.1 Logic Modules


The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

#### *Figure 5* • A42MX24 and A42MX36 D-Module Implementation



#### Figure 6 • A42MX36 Dual-Port SRAM Block



## 3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

## 3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

## 3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.

Silicon Sculptor programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor is as follows:

- 1. Load the \*.AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, see the AC225: Programming Antifuse Devices application note and the Silicon Sculptor 3 Programmers User Guide.

## 3.3.4 Power Supply

MX devices are designed to operate in both 5.0V and 3.3V environments. In particular, 42MX devices can operate in mixed 5.0 V/3.3 V systems. The following table describes the voltage support of MX devices.

Device	VCC	VCCA	VCCI	Maximum Input Tolerance	Nominal Output Voltage
40MX	5.0 V	-	-	5.5 V	5.0 V
	3.3 V	-	-	3.6 V	3.3 V
42MX	_	5.0 V	5.0 V	5.5 V	5.0 V
	_	3.3 V	3.3 V	3.6 V	3.3 V
	_	5.0 V	3.3 V	5.5 V	3.3 V

#### Table 6 • Voltage Support of MX Devices

For A42MX24 and A42MX36 devices the VCCA supply has to be monotonic during power up in order for the POR to issue reset to the JTAG state machine correctly. For more information, see the AC291: 42MX Family Devices Power-Up Behavior.

## 3.3.5 Power-Up/Down in Mixed-Voltage Mode

When powering up 42MX in mixed voltage mode (VCCA = 5.0 V and VCCI = 3.3 V), VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, one of two things will happen:

- The input protection diode on the I/Os will be forward biased
- The I/Os will be at logical High

In either case, ICC rises to high levels. For power-down, any sequence with VCCA and VCCI can be implemented.

## 3.3.6 Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot.

Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.

- VCCA = Power supply in volts (V)
- F = Switching frequency in megahertz (MHz)

## 3.4.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICCactive at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

## 3.4.5 C<sub>EQ</sub> Values for Microsemi MX FPGAs

Modules (C<sub>EQM</sub>)3.5

Input Buffers (C<sub>EQI</sub>)6.9

Output Buffers (C<sub>EQO</sub>)18.2

Routed Array Clock Buffer Loads (C<sub>EQCR</sub>)1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

Power = VCCA<sup>2</sup> \*[(m×C<sub>EQM</sub>\*f<sub>m</sub>)<sub>modules</sub> + (n\*C<sub>EQI</sub>\*f<sub>n</sub>)<sub>inputs</sub> + 
$$(p*(C_{EQO}+C_L)*f_p)_{outputs}$$
 + 0.5\*(q<sub>1</sub>\*C<sub>EQCR</sub>\*f<sub>q1</sub>)<sub>routed\_Clk1</sub> + (r<sub>1\*</sub>f<sub>q1</sub>)<sub>routed\_Clk1</sub> + 0.5\*(q<sub>2</sub>\*C<sub>EQCR</sub>\*f<sub>q2</sub>)<sub>routed\_Clk2</sub> + (r<sub>2\*</sub>f<sub>q2</sub>)<sub>routed\_Clk2</sub>(2)]

where:

m = Number of logic modules switching at frequency fm

n = Number of input buffers switching at frequency  $f_n$ 

p = Number of output buffers switching at frequency  $f_p$ 

 $q_1$  = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

 $r_1$  = Fixed capacitance due to first routed array clock

 $r_2$  = Fixed capacitance due to second routed array clock

C<sub>EQM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EQO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EOCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>L</sub> = Output load capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

 $f_n$  = Average input buffer switching rate in MHz

 $f_p$  = Average output buffer switching rate in MHz

f<sub>q1</sub> = Average first routed array clock rate in MHz

EQ 3

## 3.4.9 JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting **Tools > Device Selection**. This brings up the Device Selection dialog box as shown in the following figure. The JTAG test logic circuit can be enabled by clicking the "Reserve JTAG Pins" check box. The following table explains the pins' behavior in either mode.

#### Figure 15 • Device Selection Wizard

#### Table 11 • Boundary Scan Pin Configuration and Functionality

Reserve JTAG	Checked	Unchecked
ТСК	BST input; must be terminated to logical HIGH or LOW to avoid floating	User I/O
TDI, TMS	BST input; may float or be tied to HIGH	User I/O
TDO	BST output; may float or be connected to TDI of another device	User I/O

## 3.4.10 TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

## 3.4.11 Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, see the *BSDL Files Format Description* application note.

BSDL files are grouped into two categories - generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs or inouts.

Generic files for MX devices are available on the Microsemi SoC Product Group's website:

http://www.microsemi.com/soc/techdocs/models/bsdl.html.

## 3.5 Development Tool Support

The MX family of FPGAs is fully supported by Libero<sup>®</sup> Integrated Design Environment (IDE). Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes SynplifyPro from Synopsys, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics<sup>®</sup> and Viewdraw.

Libero IDE includes place-and-route and provides a comprehensive suite of backend support tools for FPGA development, including timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor.

## 3.9.1 Mixed 5.0V/3.3V Electrical Specifications

		Com	mercial	Com	mercial –F	Indu	strial	Milit	ary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1</sup>	IOH = -10 mA	2.4		2.4						V
	IOH = -4 mA					2.4		2.4		V
VOL <sup>1</sup>	IOL = 10 mA		0.5		0.5					V
	IOL = 6 mA						0.4		0.4	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH <sup>2</sup>		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V		-10		-10		-10		-10	μA
IH	VIN = 2.7 V		-10		-10		-10		-10	μA
Input Transition Time, $T_R$ and $T_F$			500		500		500		500	ns
CIO I/O Capacitance	)		10		10		10		10	pF
Standby Current,	A42MX09		5		25		25		25	mA
ICC <sup>3</sup>	A42MX16		6		25		25		25	mA
	A42MX24, A42MX36		20		25		25		25	mA
Low Power Mode Standby Current			0.5		ICC - 5.0		ICC - 5.0		ICC - 5.0	mA

## Table 22 • Mixed 5.0V/3.3V Electrical Specifications

IIO I/O source sink Can be derived from the *IBIS model* (http://www.microsemi.com/soc/techdocs/models/ibis.html) current

1. Only one output tested at a time. VCCI = min.

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

3. All outputs unloaded. All inputs = VCCI or GND

## 3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.


### Table 23 • DC Specification (5.0 V PCI Signaling)<sup>1</sup>


			PCI		MX		
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Units
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 <sup>2</sup>	V
VIH <sup>3</sup>	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
IIH	Input High Leakage Current	VIN = 2.7 V		70	—	10	μA
IIL	Input Low Leakage Current	VIN=0.5 V		-70	—	-10	μA
VOH	Output High Voltage	IOUT = -2 mA IOUT = -6 mA	2.4		3.84		V
VOL	Output Low Voltage	IOUT = 3 mA, 6 mA		0.55	_	0.33	V

## 3.10.2 Sequential Module Timing Characteristics

The following figure shows sequential module timing characteristics.

### Figure 25 • Flip-Flops and Latches






Note: \*D represents all data functions involving A, B, and S for multiplexed flip-flops.

## 3.10.3 Sequential Timing Characteristics

The following figures show sequential timing characteristics.

### Figure 26 • Input Buffer Latches



# Table 36 •A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

			–3 Sp	beed	–2 S	beed	–1 S	peed	Std S	Speed	–F Sp	beed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse V	Vidth	3.3		3.8		4.3		5.0		7.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse	e Width	3.3		3.8		4.3		5.0		7.0		ns
t <sub>A</sub>	Flip-Flop Clock Inpu	t Period	4.8		5.6		6.3		7.5		10.4		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency (FO = 128)			181		167		154		134		80	MHz
Input M	odule Propagation D	)elays											
t <sub>INYH</sub>	Pad-to-Y HIGH			0.7		0.8		0.9		1.1		1.5	ns
t <sub>INYL</sub>	Pad-to-Y LOW			0.6		0.7		0.8		1.0		1.3	ns
Input M	odule Predicted Rou	ting Delays	s <sup>1</sup>										
t <sub>IRD1</sub>	FO = 1 Routing Dela	ау		2.1		2.4		2.2		3.2		4.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Dela	ау		2.6		3.0		3.4		4.0		5.6	ns
t <sub>IRD3</sub>	FO = 3 Routing Dela	ау		3.1		3.6		4.1		4.8		6.7	ns
t <sub>IRD4</sub>	FO = 4 Routing Dela	ау		3.6		4.2		4.8		5.6		7.8	ns
t <sub>IRD8</sub>	FO = 8 Routing Dela	ау		5.7		6.6		7.5		8.8		12.4	ns
Global (	Clock Network												
t <sub>СКН</sub>	Input Low to HIGH	FO = 16 FO = 128		4.6 4.6		5.3 5.3		6.0 6.0		7.0 7.0		9.8 9.8	ns
t <sub>CKL</sub>	Input High to LOW	FO = 16 FO = 128		4.8 4.8		5.6 5.6		6.3 6.3		7.4 7.4		10.4 10.4	ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16 FO = 128	2.2 2.4		2.6 2.7		2.9 3.1		3.4 3.6		4.8 5.1		ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16 FO = 128	2.2 2.4		2.6 2.7		2.9 3.01		3.4 3.6		4.8 5.1		ns
t <sub>CKSW</sub>	Maximum Skew	FO = 16 FO = 128		0.4 0.5		0.5 0.6		0.5 0.7		0.6 0.8		0.8 1.2	ns
t <sub>P</sub>	Minimum Period	FO = 16 FO = 128	4.7 4.8		5.4 5.6		6.1 6.3		7.2 7.5		10.0 10.4		ns
f <sub>MAX</sub>	Maximum Frequency	FO = 16 FO = 128		188 181		175 168		160 154		139 134		83 80	MHz
TTL Out	tput Module Timing <sup>4</sup>	,											
t <sub>DLH</sub>	Data-to-Pad HIGH			3.3		3.8		4.3		5.1		7.2	ns
t <sub>DHL</sub>	Data-to-Pad LOW			4.0		4.6		5.2		6.1		8.6	ns
t <sub>ENZH</sub>	Enable Pad Z to HIC	ЭH		3.7		4.3		4.9		5.8		8.0	ns
t <sub>ENZL</sub>	Enable Pad Z to LO	W		4.7		5.4		6.1		7.2		10.1	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to	Σ		7.9		9.1		10.4		12.2		17.1	ns

		–3 S	peed	–2 Sp	beed	–1 S	peed	Std S	peed	–F S	peed	
Paramete	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic Mo	odule Sequential Timing <sup>3, 4</sup>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7	ns
t <sub>GO</sub>	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4	ns
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9		ns
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.6		5.2		5.8		6.9		9.6		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	6.1		6.8		7.7		9.0		12.6		ns
Input Mo	dule Propagation Delays											
t <sub>INPY</sub>	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0	ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6	ns
t <sub>INH</sub>	Input Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4		ns
t <sub>ILA</sub>	Latch Active Pulse Width	6.5		7.3		8.2		9.7		13.5		ns

# Table 43 •A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

		–3 S	peed	–2 S	beed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Paramet	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic M	odule Combinatorial Functions <sup>1</sup>											
t <sub>PD</sub>	Internal Array Module Delay		1.3		1.5		1.7		2.0		2.7	ns
t <sub>PDD</sub>	Internal Decode Module Delay		1.6		1.8		2.0		2.4		3.3	ns
Logic M	odule Predicted Routing Delays <sup>2</sup>											
t <sub>RD1</sub>	FO = 1 Routing Delay		0.9		1.0		1.2		1.4		2.0	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.3		1.4		1.6		1.9		2.7	ns
t <sub>RD3</sub>	FO =3 Routing Delay		1.6		1.8		2.0		2.4		3.4	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		2.0		2.2		2.5		2.9		4.1	ns
t <sub>RD5</sub>	FO = 8 Routing Delay		3.3		3.7		4.2		4.9		6.9	ns
t <sub>RDD</sub>	Decode-to-Output Routing Delay		0.3		0.4		0.4		0.5		0.7	ns
Logic M	odule Sequential Timing <sup>3, 4</sup>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output		1.3		1.4		1.6		1.9		2.7	ns
t <sub>GO</sub>	Latch Gate-to-Output		1.3		1.4		1.6		1.9		2.7	ns
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.3		0.3		0.4		0.5		0.7		ns
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output		1.6		1.7		2.0		2.3		3.2	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.3		3.7		4.2		4.9		6.9		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	4.4		4.8		5.5		6.4		9.0		ns
Synchro	nous SRAM Operations											
t <sub>RC</sub>	Read Cycle Time	6.8		7.5		8.5		10.0		14.0		ns
t <sub>WC</sub>	Write Cycle Time	6.8		7.5		8.5		10.0		14.0		ns
t <sub>RCKHL</sub>	Clock HIGH/LOW Time	3.4		3.8		4.3		5.0		7.0		ns
t <sub>RCO</sub>	Data Valid After Clock HIGH/LOW		3.4		3.8		4.3		5.0		7.0	ns
t <sub>ADSU</sub>	Address/Data Set-Up Time	1.6		1.8		2.0		2.4		3.4		ns
Synchro	nous SRAM Operations (continu	ied)										
t <sub>ADH</sub>	Address/Data Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t <sub>RENSU</sub>	Read Enable Set-Up	0.6		0.7		0.8		0.9		1.3		ns
t <sub>RENH</sub>	Read Enable Hold	3.4		3.8		4.3		5.0		7.0		ns
t <sub>WENSU</sub>	Write Enable Set-Up	2.7		3.0		3.4		4.0		5.6		ns
t <sub>WENH</sub>	Write Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
	Block Enable Set-Up	2.8		3.1		3.5		4.1		5.7		ns
t <sub>BENS</sub>	Diotit Litable Oct Op											

# Table 44 •A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions,<br/>VCCA = 4.75 V, T<sub>J</sub> = 70°C)


			–3 S	peed	–2 S	beed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>SUEXT</sub>	Input Latch External	FO = 32	0.0		0.0		0.0		0.0		0.0		ns
	Set-Up	FO = 635	0.0		0.0		0.0		0.0		0.0		ns
t <sub>HEXT</sub>	Input Latch External	FO = 32	2.8		3.2		3.6		4.2		5.9		ns
	Hold	FO = 635	3.3		3.7		4.2		4.9		6.9		ns
t <sub>P</sub>	Minimum Period	FO = 32	5.5		6.1		6.6		7.6		12.7		ns
	(1/f <sub>MAX</sub> )	FO = 635	6.0		6.6		7.2		8.3		13.8		ns
f <sub>MAX</sub>	Maximum Datapath	FO = 32		180		164		151		131		79	MHz
	Frequency	FO = 635		166		151		139		121		73	MHz
TTL Out	put Module Timing <sup>5</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			2.6		2.8		3.2		3.8		5.3	ns
t <sub>DHL</sub>	Data-to-Pad LOW			3.0		3.3		3.7		4.4		6.2	ns
t <sub>ENZH</sub>	Enable Pad Z to HIG	Н		2.7		3.0		3.3		3.9		5.5	ns
t <sub>ENZL</sub>	Enable Pad Z to LOV	V		3.0		3.3		3.7		4.3		6.1	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to	Z		5.3		5.8		6.6		7.8		10.9	ns

# Table 44 •A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions,<br/>VCCA = 4.75 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 S	peed	–1 S	peed	Std S	Speed	–F S	peed	
Paramet	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Mo	odule Predicted Routing	g Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay			2.8		3.1		3.5		4.1		5.7	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			3.2		3.5		4.1		4.8		6.7	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			3.7		4.1		4.7		5.5		7.7	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			4.2		4.6		5.3		6.2		8.7	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			6.1		6.8		7.7		9.0		12.6	ns
Global C	Clock Network												
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32 FO = 635		4.6 5.0		5.1 5.6		5.7 6.3		6.7 7.4		9.3 10.3	ns ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32 FO = 635		5.3 6.8		5.9 7.6		6.7 8.6		7.8 10.1		11.0 14.1	ns ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32 FO = 635	2.5 2.8		2.7 3.1		3.1 3.5		3.6 4.1		5.1 5.7		ns ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32 FO = 635	2.5 2.8		2.7 3.1		3.1 3.5		3.6 4.1		5.1 5.7		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 635		1.0 1.0		1.2 1.2		1.3 1.3		1.5 1.5		2.2 2.2	ns ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32 FO = 635	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 635	4.0 4.6		4.4 5.2		5.0 5.9		5.9 6.9		8.2 9.6		ns ns
t <sub>P</sub>	Minimum Period (1/f <sub>MAX</sub> )	FO = 32 FO = 635	9.2 9.9		10.2 11.0		11.1 12.0		12.7 13.8		21.2 23.0		ns ns
f <sub>MAX</sub>	Maximum Datapath Frequency	FO = 32 FO = 635		108 100		98 91		90 83		79 73		47 44	MHz MHz
TTL Out	put Module Timing <sup>5</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			3.6		4.0		4.5		5.3		7.4	ns
t <sub>DHL</sub>	Data-to-Pad LOW			4.2		4.6		5.2		6.2		8.6	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH			3.7		4.2		4.7		5.5		7.7	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW			4.1		4.6		5.2		6.1		8.5	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z			7.34		8.2		9.3		10.9		15.3	ns
TTL Out	put Module Timing <sup>5</sup>												
t <sub>ENLZ</sub>	Enable Pad LOW to Z			6.9		7.6		8.7		10.2		14.3	ns
t <sub>GLH</sub>	G-to-Pad HIGH			4.9		5.5		6.2		7.3		10.2	ns
t <sub>GHL</sub>	G-to-Pad LOW			4.9		5.5		6.2		7.3		10.2	ns
t <sub>LSU</sub>	I/O Latch Output Set-U	lp	0.7		0.7		0.8		1.0		1.4		ns
t <sub>LH</sub>	I/O Latch Output Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.9		8.8		10.0		11.8		16.5	ns

# Table 45 •A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

#### Table 49 • PL84



### Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
1	NC	NC	I/O	I/O
2	NC	NC	DCLK, I/O	DCLK, I/O
3	NC	NC	I/O	I/O
4	NC	NC	MODE	MODE
5	NC	NC	I/O	I/O
6	PRB, I/O	PRB, I/O	I/O	I/O
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	I/O
9	I/O	I/O	GND	GND
10	I/O	I/O	I/O	I/O
11	I/O	I/O	I/O	I/O
12	I/O	I/O	I/O	I/O
13	GND	GND	I/O	I/O
14	I/O	I/O	I/O	I/O
15	I/O	I/O	I/O	I/O
16	I/O	I/O	VCCA	VCCA
17	I/O	I/O	VCCI	VCCA
18	I/O	I/O	I/O	I/O

### Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
56	VCC	VCC	I/O	I/O
57	I/O	I/O	GND	GND
58	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O
60	I/O	I/O	I/O	I/O
61	I/O	I/O	I/O	I/O
62	I/O	I/O	I/O	I/O
63	GND	GND	I/O	I/O
64	I/O	I/O	LP	LP
65	I/O	I/O	VCCA	VCCA
66	I/O	I/O	VCCI	VCCI
67	I/O	I/O	VCCA	VCCA
68	I/O	I/O	I/O	I/O
69	VCC	VCC	I/O	I/O
70	I/O	I/O	I/O	I/O
71	I/O	I/O	I/O	I/O
72	I/O	I/O	GND	GND
73	I/O	I/O	I/O	I/O
74	I/O	I/O	I/O	I/O
75	I/O	I/O	I/O	I/O
76	I/O	I/O	I/O	I/O
77	NC	NC	I/O	I/O
78	NC	NC	I/O	I/O
79	NC	NC	SDI, I/O	SDI, I/O
80	NC	I/O	I/O	I/O
81	NC	I/O	I/O	I/O
82	NC	I/O	I/O	I/O
83	I/O	I/O	I/O	I/O
84	I/O	I/O	GND	GND
85	I/O	I/O	I/O	I/O
86	GND	GND	I/O	I/O
87	GND	GND	PRA, I/O	PRA, I/O
88	I/O	I/O	I/O	I/O
89	I/O	I/O	CLKA, I/O	CLKA, I/O
90	CLK, I/O	CLK, I/O	VCCA	VCCA
91	I/O	I/O	I/O	I/O
92	MODE	MODE	CLKB, I/O	CLKB, I/O

### Table 52 • PQ160


PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
132	I/O	I/O	I/O
133	I/O	I/O	I/O
134	I/O	I/O	I/O
135	NC	VCCA	VCCA
136	I/O	I/O	I/O
137	I/O	I/O	I/O
138	NC	VCCA	VCCA
139	VCCI	VCCI	VCCI
140	GND	GND	GND
141	NC	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	I/O	I/O	I/O
145	GND	GND	GND
146	NC	I/O	I/O
147	I/O	I/O	I/O
148	I/O	I/O	I/O
149	I/O	I/O	I/O
150	NC	VCCA	VCCA
151	NC	I/O	I/O
152	NC	I/O	I/O
153	NC	I/O	I/O
154	NC	I/O	I/O
155	GND	GND	GND
156	I/O	I/O	I/O
157	I/O	I/O	I/O
158	I/O	I/O	I/O
159	MODE	MODE	MODE
160	GND	GND	GND

#### Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
95	NC	I/O	I/O
96	NC	I/O	I/O
97	NC	I/O	I/O
98	VCCI	VCCI	VCCI
99	I/O	I/O	I/O
100	I/O	WD, I/O	WD, I/O
101	I/O	WD, I/O	WD, I/O
102	I/O	I/O	I/O
103	SDO, I/O	SDO, TDO, I/O	SDO, TDO, I/O
104	I/O	I/O	I/O
105	GND	GND	GND
106	NC	VCCA	VCCA
107	I/O	I/O	I/O
108	I/O	I/O	I/O
109	I/O	I/O	I/O
110	I/O	I/O	I/O
111	I/O	I/O	I/O
112	NC	I/O	I/O
113	NC	I/O	I/O
114	NC	I/O	I/O
115	NC	I/O	I/O
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	I/O	I/O	I/O
125	I/O	I/O	I/O
126	GND	GND	GND
127	I/O	I/O	I/O
128	I/O	TCK, I/O	TCK, I/O
129	LP	LP	LP
130	VCCA	VCCA	VCCA
131	GND	GND	GND

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
93	I/O	I/O
94	GND	GND
5	I/O	I/O
96	I/O	I/O
)7	I/O	I/O
98	I/O	I/O
99	I/O	I/O
100	DCLK, I/O	DCLK, I/O

### Figure 48 • TQ176



### Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	GND	GND	GND
2	MODE	MODE	MODE
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	NC	NC	I/O
9	I/O	I/O	I/O

### Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
121	NC	NC	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	NC	I/O	I/O
125	NC	I/O	I/O
126	NC	NC	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	I/O	I/O	I/O
130	I/O	I/O	I/O
131	I/O	I/O	I/O
132	I/O	I/O	I/O
133	GND	GND	GND
134	I/O	I/O	I/O
135	SDI, I/O	SDI, I/O	SDI, I/O
136	NC	I/O	I/O
137	I/O	I/O	WD, I/O
138	I/O	I/O	WD, I/O
139	I/O	I/O	I/O
140	NC	VCCI	VCCI
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	NC	I/O	I/O
144	NC	I/O	WD, I/O
145	NC	NC	WD, I/O
146	I/O	I/O	I/O
147	NC	I/O	I/O
148	I/O	I/O	I/O
149	I/O	I/O	I/O
150	I/O	I/O	WD, I/O
151	NC	I/O	WD, I/O
152	PRA, I/O	PRA, I/O	PRA, I/O
153	I/O	I/O	I/O
154	CLKA, I/O	CLKA, I/O	CLKA, I/O
155	VCCA	VCCA	VCCA
156	GND	GND	GND
157	I/O	I/O	I/O

Table 61 • PG132	
PG132	
Pin Number	A42MX09 Function
F2	I/O
F1	I/O
G1	I/O
G4	VSV
H1	I/O
H2	I/O
H3	I/O
H4	I/O
J1	I/O
K1	I/O
L1	I/O
K2	I/O
M1	I/O
K3	I/O
L2	I/O
N1	I/O
L3	BININ
M2	BINOUT
N2	I/O
M3	I/O
L4	I/O
N3	I/O
M4	I/O
N4	I/O
M5	I/O
K6	I/O
N5	I/O
N6	I/O
L6	I/O
M6	Ι/Ο
M7	Ι/Ο
N7	I/O
N8	Ι/Ο
M8	I/O
L8	Ι/Ο
K8	I/O
N9	Ι/Ο