

Welcome to E-XFL.COM

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

E·XFI

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-2pqg160i


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.3 Ordering Information

The following figure shows ordering information.All the following tables show plastic and ceramic device resources, temperature and speed grade offerings.

### Figure 1 • Ordering Information



## 3 40MX and 42MX FPGAs

### 3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

### 3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.

### 3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

### 3.6 Related Documents

The following sections give the list of related documents which can be refered for this datasheet.

### 3.6.1 Application Notes

- AC278: BSDL Files Format Description
- AC225: Programming Antifuse Devices
- AC168: Implementation of Security in Microsemi Antifuse FPGAs

### 3.6.2 User Guides and Manuals

- Antifuse Macro Library Guide
- Silicon Sculptor Programmers User Guide

### 3.6.3 Miscellaneous

Libero IDE Flow Diagram

### 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

### Table 12 • Absolute Maximum Ratings for 40MX Devices\*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC+0.5	V
VO	Output Voltage	-0.5 to VCC+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

### Table 13 • Absolute Maximum Ratings for 42MX Devices\*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

reliability. Devices should not be operated outside the recommended operating conditions.

 Table 21 •
 Recommended Operating Conditions


Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCCA	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI	3.14 to 3.47	3.0 to 3.6	3.0 to 3.6	V

**Note:** \*Ambient temperature (T<sub>A</sub>) is used for commercial and industrial grades; case temperature (T<sub>C</sub>) is used for military grades.


## 3.10 Timing Models

The following figures show various timing models.

### Figure 17 • 40MX Timing Model\*




Note: Values are shown for 40MX –3 speed devices at 5.0 V worst-case commercial conditions.




Note: 1. Input module predicted routing delay

Note: 2. Values are shown for A42MX09 -3 at 5.0 V worst-case commercial conditions.

### Figure 22 • AC Test Loads









t<sub>INYH</sub>

Figure 24 • Module Delays



t<sub>INYL</sub>



# Table 36 •A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

			–3 Sp	beed	–2 S	beed	–1 S	peed	Std S	Speed	–F Sp	beed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse V	Vidth	3.3		3.8		4.3		5.0		7.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse	e Width	3.3		3.8		4.3		5.0		7.0		ns
t <sub>A</sub>	Flip-Flop Clock Inpu	t Period	4.8		5.6		6.3		7.5		10.4		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency (FO = 128)			181		167		154		134		80	MHz
Input M	odule Propagation D	)elays											
t <sub>INYH</sub>	Pad-to-Y HIGH			0.7		0.8		0.9		1.1		1.5	ns
t <sub>INYL</sub>	Pad-to-Y LOW			0.6		0.7		0.8		1.0		1.3	ns
Input M	odule Predicted Rou	ting Delays	s <sup>1</sup>										
t <sub>IRD1</sub>	FO = 1 Routing Dela	ау		2.1		2.4		2.2		3.2		4.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Dela	ау		2.6		3.0		3.4		4.0		5.6	ns
t <sub>IRD3</sub>	FO = 3 Routing Dela	ау		3.1		3.6		4.1		4.8		6.7	ns
t <sub>IRD4</sub>	FO = 4 Routing Dela	ау		3.6		4.2		4.8		5.6		7.8	ns
t <sub>IRD8</sub>	FO = 8 Routing Dela	ау		5.7		6.6		7.5		8.8		12.4	ns
Global (	Clock Network												
t <sub>СКН</sub>	Input Low to HIGH	FO = 16 FO = 128		4.6 4.6		5.3 5.3		6.0 6.0		7.0 7.0		9.8 9.8	ns
t <sub>CKL</sub>	Input High to LOW	FO = 16 FO = 128		4.8 4.8		5.6 5.6		6.3 6.3		7.4 7.4		10.4 10.4	ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16 FO = 128	2.2 2.4		2.6 2.7		2.9 3.1		3.4 3.6		4.8 5.1		ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16 FO = 128	2.2 2.4		2.6 2.7		2.9 3.01		3.4 3.6		4.8 5.1		ns
t <sub>CKSW</sub>	Maximum Skew	FO = 16 FO = 128		0.4 0.5		0.5 0.6		0.5 0.7		0.6 0.8		0.8 1.2	ns
t <sub>P</sub>	Minimum Period	FO = 16 FO = 128	4.7 4.8		5.4 5.6		6.1 6.3		7.2 7.5		10.0 10.4		ns
f <sub>MAX</sub>	Maximum Frequency	FO = 16 FO = 128		188 181		175 168		160 154		139 134		83 80	MHz
TTL Out	tput Module Timing <sup>4</sup>	,											
t <sub>DLH</sub>	Data-to-Pad HIGH			3.3		3.8		4.3		5.1		7.2	ns
t <sub>DHL</sub>	Data-to-Pad LOW			4.0		4.6		5.2		6.1		8.6	ns
t <sub>ENZH</sub>	Enable Pad Z to HIC	ЭH		3.7		4.3		4.9		5.8		8.0	ns
t <sub>ENZL</sub>	Enable Pad Z to LO	W		4.7		5.4		6.1		7.2		10.1	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to	Σ		7.9		9.1		10.4		12.2		17.1	ns

		–3 Sp	eed	–2 Sp	beed	–1 S	peed	Std S	Speed	–F S	peed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS	Output Module Timing <sup>1</sup>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5	ns
t <sub>DHL</sub>	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6	ns
d <sub>TLH</sub>	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07	ns/pF
$d_{THL}$	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04	ns/pF

## Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility

3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.

4. Delays based on 35 pF loading

## Table 37 •A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,<br/>VCC = 3.0 V, T<sub>J</sub> = 70°C)

		–3 S	peed	–2 S	peed	–1 Sp	beed	Std S	Speed	–F S	peed	
Paramet	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic Mo	odule Propagation Delays											
t <sub>PD1</sub>	Single Module		1.7		2.0		2.3		2.7		3.7	ns
t <sub>PD2</sub>	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0	ns
t <sub>CO</sub>	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t <sub>GO</sub>	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7	ns
Logic Mo	odule Predicted Routing Delays <sup>1</sup>											
t <sub>RD1</sub>	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2	ns
Logic Mo	odule Sequential Timing <sup>2</sup>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up	4.3		5.0		5.6		6.6		9.2		ns
t <sub>HD</sub> <sup>3</sup>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns

		–3 Sp	beed	–2 S	peed	–1 Sp	beed	Std S	Speed	–F S	peed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	) 10.8	Units
CMOS	Output Module Timing <sup>5</sup>											
t <sub>DLH</sub>	Data-to-Pad HIGH		2.4		2.7		3.1		3.6		5.1	ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.9		3.2		3.6		4.3		6.0	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.7		2.9		3.3		3.9		5.5	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.9		3.2		3.7		4.3		6.1	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		4.9		5.4		6.2		7.3		10.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		5.3		5.9		6.7		7.9		11.1	ns
t <sub>GLH</sub>	G-to-Pad HIGH		4.2		4.6		5.2		6.1		8.6	ns
t <sub>GHL</sub>	G-to-Pad LOW		4.2		4.6		5.2		6.1		8.6	ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		5.2		5.8		6.6		7.7		10.8	ns
t <sub>ACO</sub>	Array Clock-to-Out( Pad-to-Pad), 64 Clock Loading		7.4		8.2		9.3		10.9		15.3	ns
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH		0.03		0.03		0.03		0.04		0.06	ns/pF
d <sub>THL</sub>	Capacity Loading, HIGH to LOW		0.04		0.04		0.04		0.05		0.07	ns/pF

#### Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, $T_J = 70^{\circ}$ C)

 For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External 4. setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Delays based on 35 pF loading 5.

Table 39 •	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 3.0 V, T <sub>J</sub> = 70°C)

		-3 Speed	-2 Speed	-1 Speed	Std Speed	-F Speed	
Parame	eter / Description	Min. Max.	Units				
Logic N	Iodule Propagation Delays <sup>1</sup>						
t <sub>PD1</sub>	Single Module	1.6	1.8	2.1	2.5	3.5	ns
t <sub>CO</sub>	Sequential Clock-to-Q	1.8	2.0	2.3	2.7	3.8	ns
t <sub>GO</sub>	Latch G-to-Q	1.7	1.9	2.1	2.5	3.5	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	2.0	2.2	2.5	2.9	4.1	ns
Logic N	Iodule Predicted Routing Delays <sup>2</sup>						
t <sub>RD1</sub>	FO = 1 Routing Delay	1.0	1.1	1.2	1.4	2.0	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.3	1.4	1.6	1.9	2.7	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	1.6	1.8	2.0	2.4	3.3	ns

			–3 S	peed	–2 Sj	beed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32 FO = 384	3.2 3.7		3.5 4.1		4.0 4.6		4.7 5.4		6.6 7.6		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 384		0.3 0.3		0.4 0.4		0.4 0.4		0.5 0.5		0.7 0.7	ns ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32 FO = 384	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 384	2.8 3.2		3.1 3.5		5.5 4.0		4.1 4.7		5.7 6.6		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 384	4.2 4.6		4.67 5.1		5.1 5.6		5.8 6.4		9.7 10.7		ns ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 384		237 215		215 195		198 179		172 156		103 94	MHz MHz

# Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

	-3 Sp	beed	–2 S	peed	–1 Sp	beed	Std S	Speed	–F S	peed	
er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
nous SRAM Operations (continue	ed)										
Address/Data Hold Time	0.0		0.0		0.0		0.0		0.0		ns
Read Enable Set-Up	0.9		1.0		1.1		1.3		1.8		ns
Read Enable Hold	4.8		5.3		6.0		7.0		9.8		ns
Write Enable Set-Up	3.8		4.2		4.8		5.6		7.8		ns
Write Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
Block Enable Set-Up	3.9		4.3		4.9		5.7		8.0		ns
Block Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
onous SRAM Operations											
Asynchronous Access Time		11.3		12.6		14.3		16.8		23.5	ns
Read Address Valid	12.3		13.7		15.5		18.2		25.5		ns
Address/Data Set-Up Time	2.3		2.5		2.8		3.4		4.8		ns
Address/Data Hold Time	0.0		0.0		0.0		0.0		0.0		ns
Read Enable Set-Up to Address Valid	0.9		1.0		1.1		1.3		1.8		ns
Read Enable Hold	4.8		5.3		6.0		7.0		9.8		ns
Write Enable Set-Up	3.8		4.2		4.8		5.6		7.8		ns
Write Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
Data Out Hold Time		1.8		2.0		2.1		2.5		3.5	ns
dule Propagation Delays											
Input Data Pad-to-Y		1.4		1.6		1.8		2.1		3.0	ns
Input Latch Gate-to-Output		2.0		2.2		2.5		2.9		4.1	ns
Input Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4		ns
Latch Active Pulse Width	6.5		7.3		8.2		9.7		13.5		ns
	Address/Data Hold Time         Read Enable Set-Up         Read Enable Hold         Write Enable Hold         Write Enable Hold         Block Enable Hold         Block Enable Hold         Donous SRAM Operations         Address/Data Set-Up         Block Enable Hold         Donous SRAM Operations         Asynchronous Access Time         Read Address Valid         Address/Data Set-Up Time         Address/Data Set-Up to Address         Valid         Read Enable Hold         Write Enable Set-Up to Address         Valid         Read Enable Set-Up to Address         Valid         Read Enable Hold         Write Enable Set-Up         Write Enable Hold         Data Out Hold Time         dule Propagation Delays         Input Data Pad-to-Y         Input Latch Gate-to-Output         Input Latch Hold         Input Latch Hold         Input Latch Set-Up	Min.Nous SRAM Operations (continued)Address/Data Hold Time0.0Read Enable Set-Up0.9Read Enable Hold4.8Write Enable Set-Up3.8Write Enable Set-Up3.9Block Enable Set-Up3.9Block Enable Set-Up3.9Block Enable Hold0.0Block Enable Set-Up3.9Block Enable Set-Up3.9Address Valid12.3Address/Data Set-Up Time2.3Address/Data Set-Up Time2.3Address/Data Set-Up to Address0.9Valid0.0Read Enable Set-Up to Address0.9Valid3.8Write Enable Hold0.0Data Out Hold Time0.0Data Out Hold Time0.0Input Latch Gate-to-Output0.0Input Latch Hold0.0Input Latch Hold0.0Input Latch Set-Up0.7	Address/Data Hold Time0.0Read Enable Set-Up0.9Read Enable Hold4.8Write Enable Set-Up3.8Write Enable Hold0.0Block Enable Hold0.0Block Enable Set-Up3.9Block Enable Set-Up3.9Block Enable Hold0.0Drous SRAM Operations11.3Read Address Valid12.3Address/Data Set-Up Time2.3Address/Data Set-Up Time0.0Read Enable Set-Up to Address0.9Valid0.0Read Enable Set-Up3.8Write Enable Set-Up to Address0.9Valid1.8dule Propagation Delays1.8Input Latch Gate-to-Output2.0Input Latch Hold0.0Input Latch Set-Up0.7	Min.         Max.         Min.           Address/Data Hold Time         0.0         0.0           Read Enable Set-Up         0.9         1.0           Read Enable Hold         4.8         5.3           Write Enable Set-Up         3.8         4.2           Write Enable Hold         0.0         0.0           Block Enable Hold         0.0         0.0           Stynchronous Access Time         11.3           Read Address Valid         12.3         13.7           Address/Data Set-Up Time         2.3         2.5           Address/Data Hold Time         0.0         0.0           Read Enable Set-Up to Address         0.9         1.0           Valid         1.0         1.0         0.0           Read Enable Hold         4.8         5.3         1.2           Write Enable Set-Up         3.8         4.2           Write Enable Hold         0.0         0.0 <td>Min.         Max.         Min.         Max.           Nous SRAM Operations (continued)         Max.         Min.         Max.           Address/Data Hold Time         0.0         0.0         Read Enable Set-Up         0.9         1.0           Read Enable Set-Up         0.9         1.0         Read Enable Hold         4.8         5.3           Write Enable Set-Up         3.8         4.2         Min.         Max.         Max.           Block Enable Set-Up         3.9         4.3         Max.         Max.         Max.           Block Enable Hold         0.0         0.0         Max.         Max.         Max.           Block Enable Hold         0.0         0.0         Max.         Max.         Max.           Address/Data Fable Hold         0.0         0.0         Max.         Max.         Max.           Address/Data Address Valid         12.3         13.7         Maddress/Data Hold Time         0.0         Max.         Max.           Read Enable Set-Up Time         2.3         2.5         Address/Data Hold Time         0.0         Max.         Max.         Max.           Read Enable Hold         4.8         5.3         Max.         Max.         Max.         Max.         Max</td> <td>Min.         Max.         Min.         Max.         Min.           Address/Data Hold Time         0.0         0.0         0.0           Read Enable Set-Up         0.9         1.0         1.1           Read Enable Hold         4.8         5.3         6.0           Write Enable Set-Up         3.8         4.2         4.8           Write Enable Hold         0.0         0.0         0.0           Block Enable Hold         0.0         0.0         0.0           Read Address Valid         12.3         13.7         15.5           Address/Data Set-Up Time         2.3         2.5         2.8           Address/Data Hold Time         0.0         0.0         0.0           Read Enable Hold         4.8         5.3         6.0</td> <td>Image         Image         <th< td=""><td>Min.Max.Min.Max.Min.Max.Min.mous SRAM Operations (continued)Address/Data Hold Time0.00.00.00.00.0Read Enable Set-Up0.91.01.11.3Read Enable Hold4.85.36.07.0Write Enable Set-Up3.84.24.85.6Write Enable Set-Up3.94.34.95.7Block Enable Hold0.00.00.00.00.0Block Enable Hold0.00.00.00.00.0Block Enable Hold0.00.011.312.614.3Asynchronous Access Time11.312.614.318.2Address/Data Hold Time0.00.00.00.00.0Address/Data Hold Time0.01.01.11.3Read Address Valid12.313.715.518.2Address/Data Hold Time0.00.00.00.00.0Read Enable Hold0.00.00.01.11.3Valid1.85.36.07.01.1Read Enable Hold0.00.00.00.00.0Read Enable Hold1.82.02.11.5Write Enable Hold0.00.00.00.00.0Data Out Hold Time1.82.02.11.8Input Latch Gate-to-Output2.02.22.51.8Input Latch Hold0.00.00.00</td><td>Min.         Max.         Min.         Max.         <th< td=""><td>Min.Max.Min.Max.Min.Max.Min.Max.Min.Max.Min.nous SRAM Operations (continued)Address/Data Hold Time0.00.00.00.00.00.0Read Enable Set-Up0.91.01.11.31.8Read Enable Set-Up3.84.24.85.67.8Write Enable Set-Up3.84.24.85.67.8Write Enable Hold0.00.00.00.00.00.0Block Enable Set-Up3.94.34.95.78.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.011.312.614.316.8Read Address Valid12.313.715.518.225.5Address/Data Set-Up Time2.32.52.83.41.8Address/Data Hold Time0.00.00.00.00.0Read Enable Set-Up to Address0.91.01.11.31.8Vrite Enable Hold4.85.36.07.09.8Write Enable Hold4.85.36.07.09.8Write Enable Hold1.82.02.12.5Data Out Hold Time1.41.61.82.1Input Latch Gate-to-Output2</td><td>Min.Max.Mi</td></th<></td></th<></td>	Min.         Max.         Min.         Max.           Nous SRAM Operations (continued)         Max.         Min.         Max.           Address/Data Hold Time         0.0         0.0         Read Enable Set-Up         0.9         1.0           Read Enable Set-Up         0.9         1.0         Read Enable Hold         4.8         5.3           Write Enable Set-Up         3.8         4.2         Min.         Max.         Max.           Block Enable Set-Up         3.9         4.3         Max.         Max.         Max.           Block Enable Hold         0.0         0.0         Max.         Max.         Max.           Block Enable Hold         0.0         0.0         Max.         Max.         Max.           Address/Data Fable Hold         0.0         0.0         Max.         Max.         Max.           Address/Data Address Valid         12.3         13.7         Maddress/Data Hold Time         0.0         Max.         Max.           Read Enable Set-Up Time         2.3         2.5         Address/Data Hold Time         0.0         Max.         Max.         Max.           Read Enable Hold         4.8         5.3         Max.         Max.         Max.         Max.         Max	Min.         Max.         Min.         Max.         Min.           Address/Data Hold Time         0.0         0.0         0.0           Read Enable Set-Up         0.9         1.0         1.1           Read Enable Hold         4.8         5.3         6.0           Write Enable Set-Up         3.8         4.2         4.8           Write Enable Hold         0.0         0.0         0.0           Block Enable Hold         0.0         0.0         0.0           Read Address Valid         12.3         13.7         15.5           Address/Data Set-Up Time         2.3         2.5         2.8           Address/Data Hold Time         0.0         0.0         0.0           Read Enable Hold         4.8         5.3         6.0	Image         Image <th< td=""><td>Min.Max.Min.Max.Min.Max.Min.mous SRAM Operations (continued)Address/Data Hold Time0.00.00.00.00.0Read Enable Set-Up0.91.01.11.3Read Enable Hold4.85.36.07.0Write Enable Set-Up3.84.24.85.6Write Enable Set-Up3.94.34.95.7Block Enable Hold0.00.00.00.00.0Block Enable Hold0.00.00.00.00.0Block Enable Hold0.00.011.312.614.3Asynchronous Access Time11.312.614.318.2Address/Data Hold Time0.00.00.00.00.0Address/Data Hold Time0.01.01.11.3Read Address Valid12.313.715.518.2Address/Data Hold Time0.00.00.00.00.0Read Enable Hold0.00.00.01.11.3Valid1.85.36.07.01.1Read Enable Hold0.00.00.00.00.0Read Enable Hold1.82.02.11.5Write Enable Hold0.00.00.00.00.0Data Out Hold Time1.82.02.11.8Input Latch Gate-to-Output2.02.22.51.8Input Latch Hold0.00.00.00</td><td>Min.         Max.         Min.         Max.         <th< td=""><td>Min.Max.Min.Max.Min.Max.Min.Max.Min.Max.Min.nous SRAM Operations (continued)Address/Data Hold Time0.00.00.00.00.00.0Read Enable Set-Up0.91.01.11.31.8Read Enable Set-Up3.84.24.85.67.8Write Enable Set-Up3.84.24.85.67.8Write Enable Hold0.00.00.00.00.00.0Block Enable Set-Up3.94.34.95.78.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.011.312.614.316.8Read Address Valid12.313.715.518.225.5Address/Data Set-Up Time2.32.52.83.41.8Address/Data Hold Time0.00.00.00.00.0Read Enable Set-Up to Address0.91.01.11.31.8Vrite Enable Hold4.85.36.07.09.8Write Enable Hold4.85.36.07.09.8Write Enable Hold1.82.02.12.5Data Out Hold Time1.41.61.82.1Input Latch Gate-to-Output2</td><td>Min.Max.Mi</td></th<></td></th<>	Min.Max.Min.Max.Min.Max.Min.mous SRAM Operations (continued)Address/Data Hold Time0.00.00.00.00.0Read Enable Set-Up0.91.01.11.3Read Enable Hold4.85.36.07.0Write Enable Set-Up3.84.24.85.6Write Enable Set-Up3.94.34.95.7Block Enable Hold0.00.00.00.00.0Block Enable Hold0.00.00.00.00.0Block Enable Hold0.00.011.312.614.3Asynchronous Access Time11.312.614.318.2Address/Data Hold Time0.00.00.00.00.0Address/Data Hold Time0.01.01.11.3Read Address Valid12.313.715.518.2Address/Data Hold Time0.00.00.00.00.0Read Enable Hold0.00.00.01.11.3Valid1.85.36.07.01.1Read Enable Hold0.00.00.00.00.0Read Enable Hold1.82.02.11.5Write Enable Hold0.00.00.00.00.0Data Out Hold Time1.82.02.11.8Input Latch Gate-to-Output2.02.22.51.8Input Latch Hold0.00.00.00	Min.         Max.         Max. <th< td=""><td>Min.Max.Min.Max.Min.Max.Min.Max.Min.Max.Min.nous SRAM Operations (continued)Address/Data Hold Time0.00.00.00.00.00.0Read Enable Set-Up0.91.01.11.31.8Read Enable Set-Up3.84.24.85.67.8Write Enable Set-Up3.84.24.85.67.8Write Enable Hold0.00.00.00.00.00.0Block Enable Set-Up3.94.34.95.78.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.011.312.614.316.8Read Address Valid12.313.715.518.225.5Address/Data Set-Up Time2.32.52.83.41.8Address/Data Hold Time0.00.00.00.00.0Read Enable Set-Up to Address0.91.01.11.31.8Vrite Enable Hold4.85.36.07.09.8Write Enable Hold4.85.36.07.09.8Write Enable Hold1.82.02.12.5Data Out Hold Time1.41.61.82.1Input Latch Gate-to-Output2</td><td>Min.Max.Mi</td></th<>	Min.Max.Min.Max.Min.Max.Min.Max.Min.Max.Min.nous SRAM Operations (continued)Address/Data Hold Time0.00.00.00.00.00.0Read Enable Set-Up0.91.01.11.31.8Read Enable Set-Up3.84.24.85.67.8Write Enable Set-Up3.84.24.85.67.8Write Enable Hold0.00.00.00.00.00.0Block Enable Set-Up3.94.34.95.78.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.00.00.00.00.00.0Block Enable Hold0.011.312.614.316.8Read Address Valid12.313.715.518.225.5Address/Data Set-Up Time2.32.52.83.41.8Address/Data Hold Time0.00.00.00.00.0Read Enable Set-Up to Address0.91.01.11.31.8Vrite Enable Hold4.85.36.07.09.8Write Enable Hold4.85.36.07.09.8Write Enable Hold1.82.02.12.5Data Out Hold Time1.41.61.82.1Input Latch Gate-to-Output2	Min.Max.Mi

# Table 45 •A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 S	peed	–1 Sj	beed	Std S	Speed	–F S	peed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input M	odule Predicted Routing	g Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay			2.8		3.1		3.5		4.1		5.7	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			3.2		3.5		4.1		4.8		6.7	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			3.7		4.1		4.7		5.5		7.7	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			4.2		4.6		5.3		6.2		8.7	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			6.1		6.8		7.7		9.0		12.6	ns
Global (	Clock Network												
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32 FO = 635		4.6 5.0		5.1 5.6		5.7 6.3		6.7 7.4		9.3 10.3	ns ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32 FO = 635		5.3 6.8		5.9 7.6		6.7 8.6		7.8 10.1		11.0 14.1	ns ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32 FO = 635	2.5 2.8		2.7 3.1		3.1 3.5		3.6 4.1		5.1 5.7		ns ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32 FO = 635	2.5 2.8		2.7 3.1		3.1 3.5		3.6 4.1		5.1 5.7		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 635		1.0 1.0		1.2 1.2		1.3 1.3		1.5 1.5		2.2 2.2	ns ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32 FO = 635	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 635	4.0 4.6		4.4 5.2		5.0 5.9		5.9 6.9		8.2 9.6		ns ns
t <sub>P</sub>	Minimum Period (1/f <sub>MAX</sub> )	FO = 32 FO = 635	9.2 9.9		10.2 11.0		11.1 12.0		12.7 13.8		21.2 23.0		ns ns
f <sub>MAX</sub>	Maximum Datapath Frequency	FO = 32 FO = 635		108 100		98 91		90 83		79 73		47 44	MHz MHz
TTL Out	tput Module Timing <sup>5</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			3.6		4.0		4.5		5.3		7.4	ns
t <sub>DHL</sub>	Data-to-Pad LOW			4.2		4.6		5.2		6.2		8.6	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH			3.7		4.2		4.7		5.5		7.7	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW			4.1		4.6		5.2		6.1		8.5	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z			7.34		8.2		9.3		10.9		15.3	ns
TTL Out	tput Module Timing <sup>5</sup>												
t <sub>ENLZ</sub>	Enable Pad LOW to Z			6.9	_	7.6		8.7		10.2		14.3	ns
t <sub>GLH</sub>	G-to-Pad HIGH			4.9		5.5		6.2		7.3		10.2	ns
t <sub>GHL</sub>	G-to-Pad LOW			4.9	_	5.5		6.2		7.3		10.2	ns
t <sub>LSU</sub>	I/O Latch Output Set-L	Јр	0.7		0.7		0.8		1.0		1.4		ns
t <sub>LH</sub>	I/O Latch Output Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.9		8.8		10.0		11.8		16.5	ns

# Table 45 •A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

		–3 S	peed	–2 S	peed	–1 S	peed	Std S	Speed	–F S	peed	
Parameter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.9		12.1		13.7		16.1		22.5	ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.10		0.11		0.12		0.14		0.20	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.10		0.11		0.12		0.14		0.20	ns/pF
CMOS	Output Module Timing <sup>5</sup>											
t <sub>DLH</sub>	Data-to-Pad HIGH		4.9		5.5		6.2		7.3		10.3	ns
t <sub>DHL</sub>	Data-to-Pad LOW		3.4		3.8		4.3		5.1		7.1	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7		4.1		4.7		5.5		7.7	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1		4.6		5.2		6.1		8.5	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.4		8.2		9.3		10.9		15.3	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		6.9		7.6		8.7		10.2		14.3	ns
t <sub>GLH</sub>	G-to-Pad HIGH		7.0		7.8		8.9		10.4		14.6	ns
t <sub>GHL</sub>	G-to-Pad LOW		7.0		7.8		8.9		10.4		14.6	ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.7		0.7		0.8		1.0		1.4		ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9		8.8		10.0		11.8		16.5	ns

## Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading.

### 3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

### CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

### DCLK, I/ODiagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### **GND**, Ground

Input LOW supply voltage.

### I/O, Input/Output

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### TDI, I/OTest Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

### TDO, I/OTest Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

### TMS, I/OTest Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a  $10k\Omega$  pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

#### VCC, Supply Voltage

Input supply voltage for 40MX devices

### VCCA, Supply Voltage

Supply voltage for array in 42MX devices

#### VCCI, Supply Voltage

Supply voltage for I/Os in 42MX devices


#### WD, I/OWide Decode Output

When a wide decode module is used in a 42MX device this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.

## 4 Package Pin Assignments

The following figures and tables give the details of the package pin assignments.

Figure 38 • PL44



### Table 47 • PL44

PL44		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	I/O	I/O
3	VCC	VCC
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	GND	GND
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	VCC	VCC
15	I/O	I/O
16	VCC	VCC
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O

PL44		
Pin Number	A40MX02 Function	A40MX04 Function
21	GND	GND
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	CLK, I/O	CLK, I/O
34	MODE	MODE
35	VCC	VCC
36	SDI, I/O	SDI, I/O
37	DCLK, I/O	DCLK, I/O
38	PRA, I/O	PRA, I/O
39	PRB, I/O	PRB, I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	GND	GND
44	I/O	I/O

Table 47 • PL44

PQ144		
Pin Number	A42MX09 Function	
80	GNDI	
81	NC	
82	I/O	
83	I/O	
84	I/O	
85	I/O	
86	I/O	
87	I/O	
88	VKS	
89	VPP	
90	VCC	
91	VCCI	
92	NC	
93	VSV	
94	I/O	
95	I/O	
96	I/O	
97	I/O	
98	I/O	
99	I/O	
100	GND	
101	GNDI	
102	NC	
103	I/O	
104	I/O	
105	I/O	
106	I/O	
107	I/O	
108	I/O	
109	I/O	
110	SDI	
111	I/O	
112	I/O	
113	I/O	
114	I/O	
115	I/O	
116	GNDQ	

### Table 51 • PQ144

### Table 53 • PQ208

PQ208						
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function			
132	VCCI	VCCI	VCCI			
133	VCCA	VCCA	VCCA			
134	I/O	I/O	I/O			
135	I/O	I/O	I/O			
136	VCCA	VCCA	VCCA			
137	I/O	I/O	I/O			
138	I/O	I/O	I/O			
139	I/O	I/O	I/O			
140	I/O	I/O	I/O			
141	NC	I/O	I/O			
142	I/O	I/O	I/O			
143	I/O	I/O	I/O			
144	I/O	I/O	I/O			
145	I/O	I/O	I/O			
146	NC	I/O	I/O			
147	NC	I/O	I/O			
148	NC	I/O	I/O			
149	NC	I/O	I/O			
150	GND	GND	GND			
151	I/O	I/O	I/O			
152	I/O	I/O	I/O			
153	I/O	I/O	I/O			
154	I/O	I/O	I/O			
155	I/O	I/O	I/O			
156	I/O	I/O	I/O			
157	GND	GND	GND			
158	I/O	I/O	I/O			
159	SDI, I/O	SDI, I/O	SDI, I/O			
160	I/O	I/O	I/O			
161	I/O	WD, I/O	WD, I/O			
162	I/O	WD, I/O	WD, I/O			
163	I/O	I/O	I/O			
164	VCCI	VCCI	VCCI			
165	NC	I/O	I/O			
166	NC	I/O	I/O			
167	I/O	I/O	I/O			
168	I/O	WD, I/O	WD, I/O			

CQ256	
Pin Number	A42MX36 Function
22	I/O
23	I/O
24	I/O
25	I/O
26	VCCA
27	I/O
28	I/O
29	VCCA
30	VCCI
31	GND
32	VCCA
33	LP
34	TCK, I/O
35	I/O
36	GND
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	GND
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O

Table 60 • BG	272
BG272	
Pin Number	A42MX36 Function
T19	I/O
T20	I/O
U1	I/O
U2	I/O
U3	I/O
U4	I/O
U5	VCCI
U6	WD, I/O
U7	I/O
U8	I/O
U9	WD, I/O
U10	VCCA
U11	VCCI
U12	I/O
U13	I/O
U14	QCLKB, I/O
U15	I/O
U16	VCCI
U17	I/O
U18	GND
U19	I/O
U20	I/O
V1	I/O
V2	I/O
V3	GND
V4	GND
V5	I/O
V6	I/O
V7	I/O
V8	WD, I/O
V9	I/O
V10	I/O
V11	I/O
V12	I/O
V13	WD, I/O
V14	I/O
V15	WD, I/O