

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	150
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-2tqg176i

Email: info@E-XFL.COM

E·XF

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Power Matters."

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document or to any products and services at any time without notice.

#### About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



# **1** Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

# 1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

# 1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
  - Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

## 1.3 **Revision 13.0**

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

## 1.4 **Revision 12.0**

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

## 1.5 **Revision 11.0**

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)


# 1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.


- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)









Up to 7-Input Function Plus D-Type Flip-Flop with Clear





Up to 7-Input Function Plus Latch



Up to 4-Input Function Plus Latch with Clear

Up to 8-Input Function (Same as C-Module)

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

### 3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.



reliability. Devices should not be operated outside the recommended operating conditions.

 Table 21 •
 Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCCA	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI	3.14 to 3.47	3.0 to 3.6	3.0 to 3.6	V


Note: \*Ambient temperature  $(T_A)$  is used for commercial and industrial grades; case temperature  $(T_C)$  is used for military grades.




# 3.10 Timing Models

The following figures show various timing models.

### Figure 17 • 40MX Timing Model\*




Note: Values are shown for 40MX -3 speed devices at 5.0 V worst-case commercial conditions.





Note: 1. Input module predicted routing delay

Note: 2. Values are shown for A42MX09 –3 at 5.0 V worst-case commercial conditions.










Note: Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions.

### 3.10.1 Parameter Measurement

The following figures show parameter measurement details.

### Figure 21 • Output Buffer Delays








### Figure 27 • Output Buffer Latches







### 3.10.4 Decode Module Timing

The following figure shows decode module timing.

### Figure 28 • Decode Module Timing





### 3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.

### Figure 29 • SRAM Timing Characteristics

Write Port		Read Port	
 WRAD [5:0] BLKEN WEN WCLK WD [7:0]	RAM Array 32x8 or 64x4 (256 Bits)	RDAD [5:0] LEW REN RCLK RD [7:0]	

### 3.10.6 Dual-Port SRAM Timing Waveforms

The following figures show dual-port SRAM timing waveforms.



approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

### 3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.


### 3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

### *Table 28* • 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^{\circ}C$ , VCCA = 5.0 V)

	Temperat	ure					
42MX Voltag	e –55°C	–40°C	0°C	25°C	70°C	85°C	125°C
4.50	0.93	0.95	1.05	1.09	1.25	1.29	1.41
4.75	0.88	0.90	1.00	1.03	1.18	1.22	1.34
5.00	0.85	0.87	0.96	1.00	1.15	1.18	1.29
5.25	0.84	0.86	0.95	0.97	1.12	1.14	1.28
5.50	0.83	0.85	0.94	0.96	1.10	1.13	1.26

### Figure 34 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCCA = 5.0 V)



**Note:** This derating factor applies to all routing and propagation delays

Table 29 • 40MX Temperature and Voltage Derating Factors(Normalized to TJ = 25°C, VCC = 5.0 V)

	Temperat	ure					
40MX Voltage	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C
4.50	0.89	0.93	1.02	1.09	1.25	1.31	1.45
4.75	0.84	0.88	0.97	1.03	1.18	1.24	1.37
5.00	0.82	0.85	0.94	1.00	1.15	1.20	1.33
5.25	0.80	0.82	0.91	0.97	1.12	1.16	1.29
5.50	0.79	0.82	0.90	0.96	1.10	1.15	1.28



# Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 S	peed	–1 Sp	beed	Std S	Speed	–F S	peed	
Parame	eter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input M	odule Predicted Routir	ng Delays1											
t <sub>IRD1</sub>	FO = 1 Routing Delay	,		2.9		3.3		3.8		4.5		6.3	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay	,		3.6		4.2		4.8		5.6		7.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay	,		4.4		5.0		5.7		6.7		9.4	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay	,		5.1		5.9		6.7		7.8		11.0	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			8.0		9.3		10.5		12.4		17.2	ns
Global (	Clock Network												
t <sub>СКН</sub>	Input LOW to HIGH	FO = 16 FO = 128		6.4 6.4		7.4 7.4		8.4 8.4		9.9 9.9		13.8 13.8	ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 16 FO = 128		6.8 6.8		7.8 7.8		8.9 8.9		10.4 10.4		14.6 14.6	ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t <sub>CKSW</sub>	Maximum Skew	FO = 16 FO = 128		0.6 0.8		0.6 0.9		0.7 1.0		0.8 1.2		1.2 1.6	ns
t <sub>P</sub>	Minimum Period	FO = 16 FO = 128	6.5 6.8		7.5 7.8		8.5 8.9		10.1 10.4		14.1 14.6		ns
f <sub>MAX</sub>	Maximum Frequency	FO = 16 FO = 128		113 109		105 101		96 92		83 80		50 48	MHz
TTL Out	tput Module Timing <sup>4</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0	ns
t <sub>DHL</sub>	Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0	ns
t <sub>ENZH</sub>	Enable Pad Z to HIG	ł		5.2		6.0		6.9		8.1		11.3	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	I		6.6		7.6		8.6		10.1		14.1	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to 2	Z		11.1		12.8		14.5		17.1		23.9	ns
t <sub>ENLZ</sub>	Enable Pad LOW to 2	-		8.2		9.5		10.7		12.6		17.7	ns
$d_{TLH}$	Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06	ns/pF
d <sub>THL</sub>	Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08	ns/pF



# Table 43 •A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 Sp	beed	–1 S	beed	Std S	peed	–F S	peed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Out	put Module Timing <sup>5</sup> (contir	nued)											
t <sub>LH</sub>	I/O Latch Output Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.7		8.5		9.6		11.3		15.9	ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O			14.8		16.5		18.7		22.0		30.8	ns
d <sub>TLH</sub>	Capacitive Loading, LOW	to HIGH		0.05		0.05		0.06		0.07		0.10	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH	I to LOW		0.04		0.04		0.05		0.06		0.08	ns/pF
CMOS	Dutput Module Timing <sup>5</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			4.8		5.3		5.5		6.4		9.0	ns
t <sub>DHL</sub>	Data-to-Pad LOW			3.5		3.9		4.1		4.9		6.8	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW			3.4		4.0		5.0		5.8		8.2	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z			7.2		8.0		9.0		10.7		14.9	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9	ns
t <sub>GLH</sub>	G-to-Pad HIGH			6.8		7.6		8.6		10.1		14.2	ns
t <sub>GHL</sub>	G-to-Pad LOW			6.8		7.6		8.6		10.1		14.2	ns
t <sub>LSU</sub>	I/O Latch Set-Up		0.7		0.7		0.8		1.0		1.4		ns
t <sub>LH</sub>	I/O Latch Hold		0.0		0.0		0.0		0.0		0.0		ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.7		8.5		9.6		11.3		15.9	ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O			14.8		16.5		18.7		22.0		30.8	ns
d <sub>TLH</sub>	Capacitive Loading, LOW	to HIGH		0.05		0.05		0.06		0.07		0.10	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH	to LOW		0.04		0.04		0.05		0.06		0.08	ns/pF
t <sub>HEXT</sub>		O = 32 O = 486	3.9 4.6		4.3 5.2		4.9 5.8		5.7 6.9		8.1 9.6		ns ns
t <sub>P</sub>		) = 32 ) = 486	7.8 8.6		8.7 9.5		9.5 10.4		10.8 11.9		18.2 19.9		ns ns

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading.



Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### TDI, I/OTest Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

### TDO, I/OTest Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### TMS, I/OTest Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a  $10k\Omega$  pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

#### VCC, Supply Voltage

Input supply voltage for 40MX devices

#### VCCA, Supply Voltage

Supply voltage for array in 42MX devices

### VCCI, Supply Voltage

Supply voltage for I/Os in 42MX devices

#### WD, I/OWide Decode Output

When a wide decode module is used in a 42MX device this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.



### Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O



### Table 51 • PQ144

PQ144		
Pin Number	A42MX09 Function	
43	I/O	
44	GNDQ	
45	GNDI	
46	NC	
47	I/O	
48	I/O	
49	I/O	
50	I/O	
51	I/O	
52	I/O	
53	I/O	
54	VCC	
55	VCCI	
56	NC	
57	I/O	
58	I/O	
59	I/O	
60	I/O	
61	I/O	
62	I/O	
63	I/O	
64	GND	
65	GNDI	
66	I/O	
67	I/O	
68	I/O	
69	I/O	
70	I/O	
71	SDO	
72	I/O	
73	I/O	
74	I/O	
75	I/O	
76	I/O	
77	I/O	
78	I/O	
79	GNDQ	



### Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
21	I/O	I/O	I/O
22	GND	GND	GND
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	GND	GND	GND
28	VCCI	VCCI	VCCI
29	VCCA	VCCA	VCCA
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	VCCA	VCCA	VCCA
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	I/O	I/O	I/O
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	NC	I/O	I/O
42	NC	I/O	I/O
43	NC	I/O	I/O
44	I/O	I/O	I/O
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	NC	I/O	I/O
51	NC	I/O	I/O
52	GND	GND	GND
53	GND	GND	GND
54	I/O	TMS, I/O	TMS, I/O
55	I/O	TDI, I/O	TDI, I/O
56	I/O	I/O	I/O
57	I/O	WD, I/O	WD, I/O



### Table 53 • PQ208


PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
132	VCCI	VCCI	VCCI
133	VCCA	VCCA	VCCA
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	VCCA	VCCA	VCCA
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	I/O	I/O	I/O
141	NC	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	I/O	I/O	I/O
145	I/O	I/O	I/O
146	NC	I/O	I/O
147	NC	I/O	I/O
148	NC	I/O	I/O
149	NC	I/O	I/O
150	GND	GND	GND
151	I/O	I/O	I/O
152	I/O	I/O	I/O
153	I/O	I/O	I/O
154	I/O	I/O	I/O
155	I/O	I/O	I/O
156	I/O	I/O	I/O
157	GND	GND	GND
158	I/O	I/O	I/O
159	SDI, I/O	SDI, I/O	SDI, I/O
160	I/O	I/O	I/O
161	I/O	WD, I/O	WD, I/O
162	I/O	WD, I/O	WD, I/O
163	I/O	I/O	I/O
164	VCCI	VCCI	VCCI
165	NC	I/O	I/O
166	NC	I/O	I/O
167	I/O	I/O	I/O
168	I/O	WD, I/O	WD, I/O



VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
13	VCC	VCC
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	NC	I/O
18	NC	I/O
19	NC	I/O
20	VCC	VCC
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	GND	GND
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	VCC	VCC
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	I/O	I/O
41	NC	I/O
42	NC	I/O
13	NC	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	GND	GND
48	I/O	I/O



### Figure 47 • VQ100



### Table 56 • VQ100

VQ100			
Pin Number	A42MX09 Function	A42MX16 Function	
1	I/O	I/O	
2	MODE	MODE	
3	I/O	I/O	
4	I/O	I/O	
5	I/O	I/O	
6	I/O	I/O	
7	GND	GND	
8	I/O	I/O	
9	I/O	I/O	
10	I/O	I/O	
11	I/O	I/O	
12	I/O	I/O	
13	I/O	I/O	
14	VCCA	NC	
15	VCCI	VCCI	
16	I/O	I/O	
17	I/O	I/O	
18	I/O	I/O	
19	I/O	I/O	
20	GND	GND	



Table 58 •         CQ208           CQ208		
185	I/O	
186	CLKB, I/O	
187	I/O	
188	PRB, I/O	
189	I/O	
190	WD, I/O	
191	WD, I/O	
192	I/O	
193	I/O	
194	WD, I/O	
195	WD, I/O	
196	QCLKC, I/O	
197	I/O	
198	I/O	
199	I/O	
200	I/O	
201	I/O	
202	VCCI	
203	WD, I/O	
204	WD, I/O	
205	I/O	
206	I/O	
207	DCLK, I/O	
208	I/O	



CQ256	
Pin Number	A42MX36 Function
22	I/O
23	I/O
24	I/O
25	I/O
26	VCCA
27	I/O
28	I/O
29	VCCA
30	VCCI
31	GND
32	VCCA
33	LP
34	TCK, I/O
35	I/O
36	GND
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	GND
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O



BG272           Pin Number         A42MX36 Function           A6         I/O           A7         WD, I/O           A8         WD, I/O           A9         I/O           A10         I/O           A11         CLKA           A12         I/O           A13         I/O           A14         I/O           A15         I/O           A16         WD, I/O           A18         I/O           A19         GND           A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O           B10         I/O	Table 60 • BG272		
A6         I/O           A7         WD, I/O           A8         WD, I/O           A9         I/O           A10         I/O           A11         CLKA           A12         I/O           A13         I/O           A14         I/O           A15         I/O           A16         WD, I/O           A17         I/O           A18         I/O           A19         GND           A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O	BG272		
A7         WD, I/O           A8         WD, I/O           A9         I/O           A10         I/O           A11         CLKA           A12         I/O           A13         I/O           A14         I/O           A15         I/O           A16         WD, I/O           A17         I/O           A18         I/O           A19         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O	Pin Number	A42MX36 Function	
A8         WD, I/O           A9         I/O           A10         I/O           A11         CLKA           A12         I/O           A13         I/O           A14         I/O           A15         I/O           A16         WD, I/O           A17         I/O           A18         I/O           A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O	A6	I/O	
A9         I/O           A10         I/O           A11         CLKA           A12         I/O           A13         I/O           A14         I/O           A15         I/O           A16         WD, I/O           A18         I/O           A19         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B9         PRB, I/O           B10         I/O	A7	WD, I/O	
A10       I/O         A11       CLKA         A12       I/O         A13       I/O         A14       I/O         A15       I/O         A16       WD, I/O         A17       I/O         A18       I/O         A20       GND         B1       GND         B2       GND         B3       DCLK, I/O         B4       I/O         B5       I/O         B7       WD, I/O         B8       I/O         B9       PRB, I/O	A8	WD, I/O	
A11         CLKA           A12         I/O           A13         I/O           A14         I/O           A15         I/O           A16         WD, I/O           A17         I/O           A18         I/O           A19         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B9         PRB, I/O           B10         I/O	A9	I/O	
A12       I/O         A13       I/O         A14       I/O         A15       I/O         A16       WD, I/O         A17       I/O         A18       I/O         A19       GND         A20       GND         B1       GND         B2       GND         B3       DCLK, I/O         B4       I/O         B5       I/O         B7       WD, I/O         B8       I/O         B9       PRB, I/O	A10	I/O	
A13       I/O         A14       I/O         A15       I/O         A16       WD, I/O         A17       I/O         A18       I/O         A19       GND         A20       GND         B1       GND         B2       GND         B3       DCLK, I/O         B4       I/O         B5       I/O         B6       I/O         B7       WD, I/O         B9       PRB, I/O         B10       I/O	A11	CLKA	
A14       I/O         A15       I/O         A16       WD, I/O         A17       I/O         A18       I/O         A19       GND         A20       GND         B1       GND         B2       GND         B3       DCLK, I/O         B4       I/O         B5       I/O         B7       WD, I/O         B9       PRB, I/O         B10       I/O	A12	I/O	
A15         I/O           A16         WD, I/O           A17         I/O           A18         I/O           A19         GND           A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O	A13	I/O	
A16         WD, I/O           A17         I/O           A18         I/O           A19         GND           A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B7         WD, I/O           B9         PRB, I/O           B10         I/O	A14	I/O	
A17         I/O           A18         I/O           A19         GND           A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O	A15	I/O	
A18         I/O           A19         GND           A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B7         WD, I/O           B9         PRB, I/O           B10         I/O	A16	WD, I/O	
A19         GND           A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B9         PRB, I/O           B10         I/O	A17	I/O	
A20         GND           B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O           B10         I/O	A18	I/O	
B1         GND           B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O           B10         I/O	A19	GND	
B2         GND           B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B10         I/O	A20	GND	
B3         DCLK, I/O           B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O           B10         I/O	B1	GND	
B4         I/O           B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O           B10         I/O	B2	GND	
B5         I/O           B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O           B10         I/O	B3	DCLK, I/O	
B6         I/O           B7         WD, I/O           B8         I/O           B9         PRB, I/O           B10         I/O	B4	I/O	
B7         WD, I/O           B8         I/O           B9         PRB, I/O           B10         I/O	B5	I/O	
B8         I/O           B9         PRB, I/O           B10         I/O	B6	I/O	
B9         PRB, I/O           B10         I/O	B7	WD, I/O	
B10 I/O	B8	I/O	
	B9	PRB, I/O	
B11 I/O	B10	I/O	
	B11	I/O	
B12 WD, I/O	B12	WD, I/O	
B13 I/O	B13	I/O	
B14 I/O	B14	I/O	
B15 WD, I/O	B15	WD, I/O	
B16 I/O	B16	I/O	
B17 WD, I/O	B17	WD, I/O	
B18 I/O	B18	I/O	
B19 GND	B19	GND	
B20 GND	B20	GND	
C1 I/O	C1	I/O	
C2 MODE	C2	MODE	