



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	176
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-3pqg208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figures

Figure 1	Ordering Information	. 3
Figure 2	42MX C-Module Implementation	. 7
Figure 3	42MX C-Module Implementation	. 7
Figure 4	42MX S-Module Implementation	
Figure 5	A42MX24 and A42MX36 D-Module Implementation	
Figure 6	A42MX36 Dual-Port SRAM Block	
Figure 7	MX Routing Structure	
Figure 8	Clock Networks of 42MX Devices	
Figure 9	Quadrant Clock Network of A42MX36 Devices	
Figure 10	42MX I/O Module	
Figure 11	PCI Output Structure of A42MX24 and A42MX36 Devices	
Figure 12	Silicon Explorer II Setup with 40MX	
Figure 13	Silicon Explorer II Setup with 42MX	
Figure 13	42MX IEEE 1149.1 Boundary Scan Circuitry	
	Device Selection Wizard	
Figure 15		
Figure 16	Typical Output Drive Characteristics (Based Upon Measured Data)	
Figure 17	40MX Timing Model*	
Figure 18	42MX Timing Model	
Figure 19	42MX Timing Model (Logic Functions Using Quadrant Clocks)	
Figure 20	42MX Timing Model (SRAM Functions)	
Figure 21	Output Buffer Delays	
Figure 22	AC Test Loads	
Figure 23	Input Buffer Delays	
Figure 24	Module Delays	
Figure 25	Flip-Flops and Latches	
Figure 26	Input Buffer Latches	
Figure 27	Output Buffer Latches	35
Figure 28	Decode Module Timing	35
Figure 29	SRAM Timing Characteristics	35
Figure 30	42MX SRAM Write Operation	36
Figure 31	42MX SRAM Synchronous Read Operation	36
Figure 32	42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)	
Figure 33	42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)	
Figure 34	42MX Junction Temperature and Voltage Derating Curves	
	(Normalized to TJ = 25°C, VCCA = 5.0 V)	38
Figure 35	40MX Junction Temperature and Voltage Derating Curves	
ga. 0 00	(Normalized to TJ = 25°C, VCC = 5.0 V)	30
Figure 36	42MX Junction Temperature and Voltage Derating Curves	00
i igaio oo	(Normalized to TJ = 25°C, VCCA = 3.3 V)	30
Figure 37	40MX Junction Temperature and Voltage Derating Curves	00
rigule 37	(Normalized to TJ = 25°C, VCC = 3.3 V)	40
Figure 38	PL44	
•		
Figure 39	PL68	
Figure 40	PL84	
Figure 41	PQ100	
Figure 42	PQ144	
Figure 43	PQ160	
Figure 44	PQ208	
Figure 45	PQ240	
Figure 46	VQ80	
Figure 47	VQ100	_
Figure 48	TQ176	
Figure 49	CQ2081:	
Figure 50	CQ256	38

Figure 51	BG272	. 14	Ę
Figure 52	PG132	. 15	;;
Figure 53	CO172	15	١,

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

1.3 **Revision 13.0**

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This
 marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

1.6 **Revision 10.0**

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)

3 40MX and 42MX FPGAs

3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.

3.2.1 Logic Modules


The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

3.2.3.3 Antifuse Structures

An antifuse is a "normally open" structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Figure 7 • MX Routing Structure



3.2.4 Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following (Figure 8, page 11):

- Externally from the CLKA pad, using CLKBUF buffer
- · Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer
- Internally from the CLKINTB input, using CLKINT buffer

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 9, page 11). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

Figure 14 • 42MX IEEE 1149.1 Boundary Scan Circuitry




Table 9 • Test Access Port Descriptions

Port	Description
TMS (Test Mode Select)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK).
TCK (Test Clock Input)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz.
TDI (Test Data Input)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock.
TDO (Test Data Output)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress.

Table 10 • Supported BST Public Instructions

Instruction	IR Code (IR2.IR0)	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation
HIGH Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. See the IEEE Standard 1149.1 specification.
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. See the IEEE Standard 1149.1 specification for details.
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain.




Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)

Note: 1. Load-dependent

Note: 2. Values are shown for A42MX36 -3 at 5.0 V worst-case commercial conditions

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

		-3 S∣	peed	-2 Sp	peed	-1 S	peed	Std S	Speed	−F Sp	eed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{ACO}	Array Clock-to-Out (Pad-to-Pad),64 Clock Loading		11.3		12.5		14.2		16.7		23.3	ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.04		0.04		0.05		0.06		0.08	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.05		0.05		0.06		0.07		0.10	ns/pF

- 1. For dual-module macros use tPD1 + tRD1 + taped, to + tRD1 + taped, or tPD1 + tRD1 + tusk, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing ansalysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- 4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T, = 70°C)

		−3 S	peed	-2 Sp	eed	-1 S _I	peed	Std S	peed	−F S	peed	
Paramete	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic Mo	odule Combinatorial Functions ¹											
t _{PD}	Internal Array Module Delay		1.2		1.3		1.5		1.8		2.5	ns
t _{PDD}	Internal Decode Module Delay		1.4		1.6		1.8		2.1		3.0	ns
Logic Mo	odule Predicted Routing Delays ²											
t _{RD1}	FO = 1 Routing Delay		0.8		0.9		1.0		1.2		1.7	ns
t _{RD2}	FO = 2 Routing Delay		1.0		1.2		1.3		1.5		2.1	ns
t _{RD3}	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.6	ns
t _{RD4}	FO = 4 Routing Delay		1.5		1.7		1.9		2.2		3.1	ns
t _{RD5}	FO = 8 Routing Delay		2.4		2.7		3.0		3.6		5.0	ns
Logic Mo	odule Sequential Timing ^{3, 4}											
t _{CO}	Flip-Flop Clock-to-Output		1.3		1.4		1.6		1.9		2.7	ns
t _{GO}	Latch Gate-to-Output		1.2		1.3		1.5		1.8		2.5	ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		1.4		1.6		1.8		2.1		2.9	ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.4		0.5		0.5		0.6		0.8		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.3		3.7		4.2		4.9		6.9		ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	4.4		4.8		5.3		6.5		9.0		ns

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

			-3 S∣	peed	-2 Sp	peed	-1 S	peed	Std S	peed	-F S	peed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Out	tput Module Timing ⁵ (con	inued)											
t _{LH}	I/O Latch Output Hold		0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.7		8.5		9.6		11.3		15.9	ns
t _{ACO}	Array Latch Clock-to-Ou (Pad-to-Pad) 32 I/O	ıt		14.8		16.5		18.7		22.0		30.8	ns
d _{TLH}	Capacitive Loading, LO	W to HIGH		0.05		0.05		0.06		0.07		0.10	ns/pF
d _{THL}	Capacitive Loading, HIC	H to LOW		0.04		0.04		0.05		0.06		0.08	ns/pF
CMOS	Output Module Timing ⁵												
t _{DLH}	Data-to-Pad HIGH			4.8		5.3		5.5		6.4		9.0	ns
t _{DHL}	Data-to-Pad LOW			3.5		3.9		4.1		4.9		6.8	ns
t _{ENZH}	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4	ns
t _{ENZL}	Enable Pad Z to LOW			3.4		4.0		5.0		5.8		8.2	ns
t _{ENHZ}	Enable Pad HIGH to Z			7.2		8.0		9.0		10.7		14.9	ns
t _{ENLZ}	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9	ns
t _{GLH}	G-to-Pad HIGH			6.8		7.6		8.6		10.1		14.2	ns
t _{GHL}	G-to-Pad LOW			6.8		7.6		8.6		10.1		14.2	ns
t _{LSU}	I/O Latch Set-Up		0.7		0.7		8.0		1.0		1.4		ns
t _{LH}	I/O Latch Hold		0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.7		8.5		9.6		11.3		15.9	ns
t _{ACO}	Array Latch Clock-to-Ou (Pad-to-Pad) 32 I/O	ıt		14.8		16.5		18.7		22.0		30.8	ns
d _{TLH}	Capacitive Loading, LO	W to HIGH		0.05		0.05		0.06		0.07		0.10	ns/pF
d _{THL}	Capacitive Loading, HIC	H to LOW		0.04		0.04		0.05		0.06		0.08	ns/pF
t _{HEXT}		FO = 32 FO = 486	3.9 4.6		4.3 5.2		4.9 5.8		5.7 6.9		8.1 9.6		ns ns
t _P		FO = 32 FO = 486	7.8 8.6		8.7 9.5		9.5 10.4		10.8 11.9		18.2 19.9		ns ns

^{1.} For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn} , t_{CO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.

^{2.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

^{3.} Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

^{4.} Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

^{5.} Delays based on 35 pF loading.

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

		-3 S	peed	-2 S	peed	-1 Sp	peed	Std S	peed	−F S _I	peed	
Parameter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.9		12.1		13.7		16.1		22.5	ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.10		0.11		0.12		0.14		0.20	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.10		0.11		0.12		0.14		0.20	ns/pF
CMOS	Dutput Module Timing ⁵											
t _{DLH}	Data-to-Pad HIGH		4.9		5.5		6.2		7.3		10.3	ns
t _{DHL}	Data-to-Pad LOW		3.4		3.8		4.3		5.1		7.1	ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.1		4.7		5.5		7.7	ns
t _{ENZL}	Enable Pad Z to LOW		4.1		4.6		5.2		6.1		8.5	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.4		8.2		9.3		10.9		15.3	ns
t _{ENLZ}	Enable Pad LOW to Z		6.9		7.6		8.7		10.2		14.3	ns
t _{GLH}	G-to-Pad HIGH		7.0		7.8		8.9		10.4		14.6	ns
t _{GHL}	G-to-Pad LOW		7.0		7.8		8.9		10.4		14.6	ns
t _{LSU}	I/O Latch Set-Up	0.7		0.7		0.8		1.0		1.4		ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9		8.8		10.0		11.8		16.5	ns

For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.

3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O

DCLK, I/ODiagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND, Ground

Input LOW supply voltage.

I/O, Input/Output

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

^{3.} Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

^{4.} Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

^{5.} Delays based on 35 pF loading.

Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O

Table 51 • PQ144

Pin Number A42MX09 Function 6 I/O 7 I/O 8 I/O 9 GNDQ 10 GNDI 11 NC 12 I/O 13 I/O 14 I/O 15 I/O 16 I/O 17 I/O 18 VSV 19 VCC 20 VCCI 21 NC 22 I/O 23 I/O 24 I/O 25 I/O 26 I/O	
7	
8	
9 GNDQ 10 GNDI 11 NC 12 I/O 13 I/O 14 I/O 15 I/O 16 I/O 17 I/O 18 VSV 19 VCC 20 VCCI 21 NC 22 I/O 23 I/O 24 I/O 25 I/O	
10 GNDI 11 NC 12 I/O 13 I/O 14 I/O 15 I/O 16 I/O 17 I/O 18 VSV 19 VCC 20 VCCI 21 NC 22 I/O 23 I/O 24 I/O	
11 NC 12 I/O 13 I/O 14 I/O 15 I/O 16 I/O 17 I/O 18 VSV 19 VCC 20 VCCI 21 NC 22 I/O 23 I/O 24 I/O	
12	
13	
14 I/O 15 I/O 16 I/O 17 I/O 18 VSV 19 VCC 20 VCCI 21 NC 22 I/O 23 I/O 24 I/O 25 I/O	
15	
16 I/O 17 I/O 18 VSV 19 VCC 20 VCCI 21 NC 22 I/O 23 I/O 24 I/O 25 I/O	
17	
18 VSV 19 VCC 20 VCCI 21 NC 22 I/O 23 I/O 24 I/O 25 I/O	
19 VCC 20 VCCI 21 NC 22 I/O 23 I/O 24 I/O 25 I/O	
20 VCCI 21 NC 22 I/O 23 I/O 24 I/O 25 I/O	
21 NC 22 I/O 23 I/O 24 I/O 25 I/O	
22 I/O 23 I/O 24 I/O 25 I/O	
23 I/O 24 I/O 25 I/O	
24 I/O 25 I/O	
25 I/O	
26 1/0	
20 1/0	
27 I/O	
28 GND	
29 GNDI	
30 NC	
31 I/O	
32 I/O	
33 I/O	
34 I/O	
35 I/O	
36 I/O	
37 BININ	
38 BINOUT	
39 I/O	
40 I/O	
41 I/O	
42 I/O	

Table 51 • PQ144

Pin Number A42MX09 Function 117 GNDI 118 NC 119 I/O 120 I/O 121 I/O 122 I/O 123 PROBA 124 I/O 125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 143 I/O 144 DCLK	PQ144		
118 NC 119 I/O 120 I/O 121 I/O 121 I/O 122 I/O 123 PROBA 124 I/O 125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O	Pin Number	A42MX09 Function	
119 I/O 120 I/O 121 I/O 122 I/O 123 PROBA 124 I/O 125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	117	GNDI	
120 I/O 121 I/O 122 I/O 123 PROBA 124 I/O 125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	118	NC	
121 I/O 122 I/O 123 PROBA 124 I/O 125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 142 I/O	119	I/O	
122 I/O 123 PROBA 124 I/O 125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O	120	I/O	
123 PROBA 124 I/O 125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	121	I/O	
124 I/O 125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	122	I/O	
125 CLKA 126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	123	PROBA	
126 VCC 127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	124	I/O	
127 VCCI 128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	125	CLKA	
128 NC 129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	126	VCC	
129 I/O 130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	127	VCCI	
130 CLKB 131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	128	NC	
131 I/O 132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	129	I/O	
132 PROBB 133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	130	CLKB	
133 I/O 134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	131	I/O	
134 I/O 135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	132	PROBB	
135 I/O 136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	133	I/O	
136 GND 137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	134	I/O	
137 GNDI 138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	135	I/O	
138 NC 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	136	GND	
139 I/O 140 I/O 141 I/O 142 I/O 143 I/O	137	GNDI	
140 I/O 141 I/O 142 I/O 143 I/O	138	NC	
141 I/O 142 I/O 143 I/O	139	I/O	
142 I/O 143 I/O	140	I/O	
143 I/O	141	I/O	
	142	I/O	
144 DCLK	143	I/O	
	144	DCLK	

Table 52 • PQ160

PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
95	I/O	I/O	I/O
96	I/O	I/O	WD, I/O
97	I/O	I/O	I/O
98	VCCA	VCCA	VCCA
99	GND	GND	GND
100	NC	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O
103	NC	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	WD, I/O
107	I/O	I/O	WD, I/O
108	I/O	I/O	I/O
109	GND	GND	GND
110	NC	I/O	I/O
111	I/O	I/O	WD, I/O
112	I/O	I/O	WD, I/O
113	I/O	I/O	I/O
114	NC	VCCI	VCCI
115	I/O	I/O	WD, I/O
116	NC	I/O	WD, I/O
117	I/O	I/O	I/O
118	I/O	I/O	TDI, I/O
119	I/O	I/O	TMS, I/O
120	GND	GND	GND
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	NC	I/O	I/O
125	GND	GND	GND
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	NC	I/O	I/O
130	GND	GND	GND
131	I/O	I/O	I/O

Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
158	CLKB, I/O	CLKB, I/O	CLKB, I/O
159	I/O	I/O	I/O
160	PRB, I/O	PRB, I/O	PRB, I/O
161	NC	I/O	WD, I/O
162	I/O	I/O	WD, I/O
163	I/O	I/O	I/O
164	I/O	I/O	I/O
165	NC	NC	WD, I/O
166	NC	I/O	WD, I/O
167	I/O	I/O	I/O
168	NC	I/O	I/O
169	I/O	I/O	I/O
170	NC	VCCI	VCCI
171	I/O	I/O	WD, I/O
172	I/O	I/O	WD, I/O
173	NC	I/O	I/O
174	I/O	I/O	I/O
175	DCLK, I/O	DCLK, I/O	DCLK, I/O
176	I/O	I/O	I/O

Figure 49 • CQ208




Figure 50 • CQ256




Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
1	NC
2	GND
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	GND
11	I/O
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O

Table 59 • CQ256

Pin Number A42MX36 Function 96 VCCA 97 GND 98 GND 99 I/O 100 I/O 101 I/O 102 I/O 103 I/O 104 I/O 105 WD, I/O 106 WD, I/O 107 I/O 108 I/O 109 WD, I/O 110 WD, I/O 111 I/O 112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 G	CQ256	
97 GND 98 GND 99 I/O 100 I/O 101 I/O 101 I/O 102 I/O 103 I/O 104 I/O 105 WD, I/O 106 WD, I/O 107 I/O 108 I/O 110 WD, I/O 111 I/O 111 I/O 112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	Pin Number	A42MX36 Function
98 GND 99 I/O 100 I/O 101 I/O 101 I/O 102 I/O 103 I/O 104 I/O 105 WD, I/O 106 WD, I/O 107 I/O 108 I/O 110 WD, I/O 111 I/O 111 I/O 112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	96	VCCA
99	97	GND
100	98	GND
101	99	I/O
102	100	I/O
103	101	I/O
104	102	I/O
105 WD, I/O 106 WD, I/O 107 I/O 108 I/O 109 WD, I/O 110 WD, I/O 111 I/O 112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	103	I/O
106 WD, I/O 107 I/O 108 I/O 109 WD, I/O 110 WD, I/O 111 I/O 111 I/O 112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC	104	I/O
107 I/O 108 I/O 109 WD, I/O 110 WD, I/O 111 I/O 111 I/O 1112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC	105	WD, I/O
108	106	WD, I/O
109 WD, I/O 110 WD, I/O 111 I/O 111 I/O 112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	107	I/O
110 WD, I/O 111 I/O 112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	108	I/O
111 I/O 112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	109	WD, I/O
112 QCLKA, I/O 113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	110	WD, I/O
113 I/O 114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	111	I/O
114 GND 115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	112	QCLKA, I/O
115 I/O 116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	113	I/O
116 I/O 117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	114	GND
117 I/O 118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	115	I/O
118 I/O 119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	116	I/O
119 VCCI 120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	117	I/O
120 I/O 121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	118	I/O
121 WD, I/O 122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	119	VCCI
122 WD, I/O 123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	120	I/O
123 I/O 124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	121	WD, I/O
124 I/O 125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	122	WD, I/O
125 I/O 126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	123	I/O
126 I/O 127 GND 128 NC 129 NC 130 NC 131 GND	124	I/O
127 GND 128 NC 129 NC 130 NC 131 GND	125	I/O
128 NC 129 NC 130 NC 131 GND	126	I/O
129 NC 130 NC 131 GND	127	GND
130 NC 131 GND	128	NC
131 GND	129	NC
	130	NC
132 I/O	131	GND
	132	I/O

Table 59 • CQ256

Pin Number A42MX36 Function 170 VCCA 171 I/O 172 I/O 173 I/O 174 I/O 175 I/O 176 I/O 177 I/O 178 I/O 180 GND 181 I/O 182 I/O 183 I/O 184 I/O 185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	CQ256	
171	Pin Number	A42MX36 Function
172 I/O 173 I/O 174 I/O 175 I/O 176 I/O 177 I/O 178 I/O 180 GND 181 I/O 182 I/O 183 I/O 184 I/O 185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O	170	VCCA
173	171	I/O
174	172	I/O
175 I/O 176 I/O 177 I/O 178 I/O 179 I/O 180 GND 181 I/O 182 I/O 183 I/O 184 I/O 185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 205 I/O	173	I/O
176	174	I/O
177	175	I/O
178	176	I/O
179	177	I/O
180 GND 181 I/O 182 I/O 183 I/O 184 I/O 185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 204 I/O 205 I/O	178	I/O
181 I/O 182 I/O 183 I/O 184 I/O 185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	179	I/O
182 I/O 183 I/O 184 I/O 185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	180	GND
183 I/O 184 I/O 185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	181	I/O
184 I/O 185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	182	I/O
185 I/O 186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	183	I/O
186 I/O 187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	184	I/O
187 I/O 188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	185	I/O
188 MODE 189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	186	I/O
189 VCCA 190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	187	I/O
190 GND 191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 204 I/O 205 I/O	188	MODE
191 NC 192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	189	VCCA
192 NC 193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	190	GND
193 NC 194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	191	NC
194 I/O 195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	192	NC
195 DCLK, I/O 196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	193	NC
196 I/O 197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	194	I/O
197 I/O 198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	195	DCLK, I/O
198 I/O 199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	196	I/O
199 WD, I/O 200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	197	I/O
200 WD, I/O 201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	198	I/O
201 VCCI 202 I/O 203 I/O 204 I/O 205 I/O	199	WD, I/O
202 I/O 203 I/O 204 I/O 205 I/O	200	WD, I/O
203 I/O 204 I/O 205 I/O	201	VCCI
204 I/O 205 I/O	202	I/O
205 I/O	203	I/O
	204	I/O
206 GND	205	I/O
	206	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
J9	GND
J10	GND
J11	GND
J12	GND
J17	VCCA
J18	I/O
J19	I/O
J20	I/O
K1	I/O
K2	I/O
K3	I/O
K4	VCCI
K9	GND
K10	GND
K11	GND
K12	GND
K17	I/O
K18	VCCA
K19	VCCA
K20	LP
L1	I/O
L2	I/O
L3	VCCA
L4	VCCA
L9	GND
L10	GND
L11	GND
L12	GND
L17	VCCI
L18	I/O
L19	I/O
L20	TCK, I/O
M1	I/O
M2	I/O
M3	I/O
M4	VCCI
M9	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
M10	GND
M11	GND
M12	GND
M17	I/O
M18	I/O
M19	I/O
M20	I/O
N1	I/O
N2	I/O
N3	I/O
N4	VCCI
N17	VCCI
N18	I/O
N19	I/O
N20	I/O
P1	I/O
P2	I/O
P3	I/O
P4	VCCA
P17	I/O
P18	I/O
P19	I/O
P20	I/O
R1	I/O
R2	I/O
R3	I/O
R4	VCCI
R17	VCCI
R18	I/O
R19	I/O
R20	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T17	VCCA
T18	I/O