



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	176
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-3pqg208i

Figure 51	BG272	145
Figure 52	PG132	153
Figure 53	CQ172	158

2.3 Ordering Information

The following figure shows ordering information. All the following tables show plastic and ceramic device resources, temperature and speed grade offerings.

Figure 1 • Ordering Information






Figure 5 • A42MX24 and A42MX36 D-Module Implementation**Figure 6 • A42MX36 Dual-Port SRAM Block**

3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.


3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.


Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

Figure 10 • 42MX I/O Module



Note: *Can be configured as a Latch or D Flip-Flop (Using C-Module)

Figure 11 • PCI Output Structure of A42MX24 and A42MX36 Devices



3.3 Other Architectural Features

The following sections cover other architectural features of 40MX and 42MX FPGAs.

3.3.1 Performance

MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not require auxiliary configuration devices and thus are an optimal platform to integrate the functionality contained in multiple programmable logic devices. In addition, designs that previously would have required a gate array to meet performance can be integrated into an MX device with improvements in cost and time-to-market. Using timing-driven place-and-route (TDPR) tools, designers can achieve highly deterministic device performance.

3.3.2 User Security

Microsemi FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and protect against unauthorized users attempting to access the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs protected with the highest level of security available from both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

3.3.3 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor is designed to allow concurrent programming of multiple units from the same PC.

3.8.1 3.3 V LVTTL Electrical Specifications

Table 19 • 3.3V LVTTL Electrical Specifications

Symbol	Parameter	Commercial		Commercial -F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH ¹	IOH = -4 mA	2.15		2.15		2.4		2.4		V
VOL ¹	IOL = 6 mA		0.4		0.4		0.48		0.48	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX)		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL			-10		-10		-10		-10	µA
IIH			-10		-10		-10		-10	µA
Input Transition Time, T _R and T _F			500		500		500		500	ns
C _{IO} I/O Capacitance			10		10		10		10	pF
Standby Current, ICC ²	A40MX02, A40MX04	3		25		10		25		mA
	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	15		25		25		25		mA
Low-Power Mode Standby Current	42MX devices only	0.5		ICC - 5.0		ICC - 5.0		ICC - 5.0		mA
IIO, I/O source sink current	Can be derived from the <i>IB/S model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html)									


1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

Table 20 • Absolute Maximum Ratings*


Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCA + 0.5	V
VO	Output Voltage	-0.5 to VCCI + 0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

Figure 27 • Output Buffer Latches


3.10.4 Decode Module Timing

The following figure shows decode module timing.

Figure 28 • Decode Module Timing

3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.

Figure 29 • SRAM Timing Characteristics

3.10.6 Dual-Port SRAM Timing Waveforms

The following figures show dual-port SRAM timing waveforms.

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing¹											
t _{DH}	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5 ns
t _{DHL}	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3 ns
t _{ENZH}	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3 ns
t _{ENZL}	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5 ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0 ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6 ns
d _{TLH}	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07 ns/pF
d _{THL}	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04 ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays											
t _{PD1}	Single Module		1.7		2.0		2.3		2.7		3.7 ns
t _{PD2}	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0 ns
t _{CO}	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7 ns
Logic Module Predicted Routing Delays¹											
t _{RD1}	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2 ns
t _{RD2}	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t _{RD3}	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t _{RD4}	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9 ns
t _{RD8}	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2 ns
Logic Module Sequential Timing²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		4.3		5.0		5.6		6.6		9.2 ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2	
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵											
t _{DH}	Data-to-Pad HIGH	2.5	2.7	3.1	3.6	5.1	ns				
t _{DHL}	Data-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t _{ENZH}	Enable Pad Z to HIGH	2.6	2.9	3.3	3.9	5.5	ns				
t _{ENZL}	Enable Pad Z to LOW	2.9	3.2	3.7	4.3	6.1	ns				
t _{ENHZ}	Enable Pad HIGH to Z	4.9	5.4	6.2	7.3	10.2	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.3	5.9	6.7	7.9	11.1	ns				
t _{GLH}	G-to-Pad HIGH	2.6	2.9	3.3	3.8	5.3	ns				
t _{GHL}	G-to-Pad LOW	2.6	2.9	3.3	3.8	5.3	ns				
t _{LSU}	I/O Latch Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t _{LH}	I/O Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.2	5.8	6.6	7.7	10.8	ns				
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	7.4	8.2	9.3	10.9	15.3	ns				
d _{TLH}	Capacity Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d _{THL}	Capacity Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PWL} Minimum Pulse Width LOW	FO = 32	5.3	5.9	6.7	7.8	11.0					ns
	FO = 384	6.2	6.9	7.9	9.2	12.9					ns
t _{CKSW} Maximum Skew	FO = 32		0.5	0.5	0.6	0.7			1.0		ns
	FO = 384		2.2	2.4	2.7	3.2			4.5		ns
t _{SUEXT} Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0					ns
	FO = 384	0.0	0.0	0.0	0.0	0.0					ns
t _{HEXT} Input Latch External Hold	FO = 32	3.9	4.3	4.9	5.7	8.0					ns
	FO = 384	4.5	4.9	5.6	6.6	9.2					ns
t _P Minimum Period	FO = 32	7.0	7.8	8.4	9.7	16.2					ns
	FO = 384	7.7	8.6	9.3	10.7	17.8					ns
f _{MAX} Maximum Frequency	FO = 32		142	129	119	103			62	MHz	
	FO = 384		129	117	108	94			56	MHz	
TTL Output Module Timing⁵											
t _{DLH} Data-to-Pad HIGH			3.5	3.9	4.4	5.2			7.3	ns	
t _{DHL} Data-to-Pad LOW			4.1	4.6	5.2	6.1			8.6	ns	
t _{ENZH} Enable Pad Z to HIGH			3.8	4.2	4.8	5.6			7.8	ns	
t _{ENZL} Enable Pad Z to LOW			4.2	4.6	5.3	6.2			8.7	ns	
t _{ENHZ} Enable Pad HIGH to Z			7.6	8.4	9.5	11.2			15.7	ns	
t _{ENLZ} Enable Pad LOW to Z			7.0	7.8	8.8	10.4			14.5	ns	
t _{GLH} G-to-Pad HIGH			4.8	5.3	6.0	7.2			10.0	ns	
t _{GHL} G-to-Pad LOW			4.8	5.3	6.0	7.2			10.0	ns	
t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading			8.0	8.9	10.1	11.9			16.7	ns	
t _{ACO} Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading			11.3	12.5	14.2	16.7			23.3	ns	
d _{TLH} Capacitive Loading, LOW to HIGH			0.04	0.04	0.05	0.06			0.08	ns/pF	
d _{THL} Capacitive Loading, HIGH to LOW			0.05	0.05	0.06	0.07			0.10	ns/pF	
CMOS Output Module Timing⁵											
t _{DLH} Data-to-Pad HIGH			4.5	5.0	5.6	6.6			9.3	ns	
t _{DHL} Data-to-Pad LOW			3.4	3.8	4.3	5.1			7.1	ns	
t _{ENZH} Enable Pad Z to HIGH			3.8	4.2	4.8	5.6			7.8	ns	
t _{ENZL} Enable Pad Z to LOW			4.2	4.6	5.3	6.2			8.7	ns	
t _{ENHZ} Enable Pad HIGH to Z			7.6	8.4	9.5	11.2			15.7	ns	
t _{ENLZ} Enable Pad LOW to Z			7.0	7.8	8.8	10.4			14.5	ns	
t _{GLH} G-to-Pad HIGH			7.1	7.9	8.9	10.5			14.7	ns	
t _{GHL} G-to-Pad LOW			7.1	7.9	8.9	10.5			14.7	ns	
t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading			8.0	8.9	10.1	11.9			16.7	ns	

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays												
t _{INPY}	Input Data Pad-to-Y	1.0		1.1		1.3		1.5		2.1		ns
t _{INGO}	Input Latch Gate-to-Output	1.3		1.4		1.6		1.9		2.6		ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{INSU}	Input Latch Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t _{ILA}	Latch Active Pulse Width	4.7		5.2		5.9		6.9		9.7		ns

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DH}	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4 ns
t _{DHL}	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9 ns
t _{ENZH}	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3 ns
t _{ENZL}	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8 ns
t _{ENHZ}	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7 ns
t _{ENLZ}	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9 ns
t _{GLH}	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1 ns
t _{GHL}	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1 ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3 ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0 ns
d _{TLH}	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06	ns/pF

- For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay	2.0		1.8		2.1		2.5		3.4	ns
t _{PDD}	Internal Decode Module Delay	1.1		2.2		2.5		3.0		4.2	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.7		1.3		1.4		1.7		2.3	ns
t _{RD2}	FO = 2 Routing Delay	2.0		1.6		1.8		2.1		3.0	ns
t _{RD3}	FO = 3 Routing Delay	1.1		2.0		2.2		2.6		3.7	ns
t _{RD4}	FO = 4 Routing Delay	1.5		2.3		2.6		3.1		4.3	ns
t _{RD5}	FO = 8 Routing Delay	1.8		3.7		4.2		5.0		7.0	ns

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
TTL Output Module Timing⁵ (continued)											
t _{LH}	I/O Latch Output Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.7	8.5	9.6		11.3		15.9	ns	
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		14.8	16.5	18.7		22.0		30.8	ns	
d _{TLH}	Capacitive Loading, LOW to HIGH	0.05	0.05	0.06	0.07		0.10	ns/pF			
d _{THL}	Capacitive Loading, HIGH to LOW	0.04	0.04	0.05	0.06		0.08	ns/pF			
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH	4.8	5.3	5.5	6.4		9.0	ns			
t _{DHL}	Data-to-Pad LOW	3.5	3.9	4.1	4.9		6.8	ns			
t _{ENZH}	Enable Pad Z to HIGH	3.6	4.0	4.5	5.3		7.4	ns			
t _{ENZL}	Enable Pad Z to LOW	3.4	4.0	5.0	5.8		8.2	ns			
t _{ENHZ}	Enable Pad HIGH to Z	7.2	8.0	9.0	10.7		14.9	ns			
t _{ENLZ}	Enable Pad LOW to Z	6.7	7.5	8.5	9.9		13.9	ns			
t _{GLH}	G-to-Pad HIGH	6.8	7.6	8.6	10.1		14.2	ns			
t _{GHL}	G-to-Pad LOW	6.8	7.6	8.6	10.1		14.2	ns			
t _{LSU}	I/O Latch Set-Up	0.7	0.7	0.8	1.0		1.4	ns			
t _{LH}	I/O Latch Hold	0.0	0.0	0.0	0.0		0.0	ns			
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.7	8.5	9.6		11.3		15.9	ns	
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		14.8	16.5	18.7		22.0		30.8	ns	
d _{TLH}	Capacitive Loading, LOW to HIGH	0.05	0.05	0.06	0.07		0.10	ns/pF			
d _{THL}	Capacitive Loading, HIGH to LOW	0.04	0.04	0.05	0.06		0.08	ns/pF			
t _{HEXT}	Input Latch External Hold	FO = 32 FO = 486	3.9 4.6	4.3 5.2	4.9 5.8		5.7 6.9	8.1 9.6	ns ns		
t _P	Minimum Period (1/f _{MAX})	FO = 32 FO = 486	7.8 8.6	8.7 9.5	9.5 10.4		10.8 11.9	18.2 19.9	ns ns		

- For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUP}, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵ (Continued)											
t _{ENLZ}	Enable Pad LOW to Z	4.9	5.5	6.2	7.3	10.2	ns				
t _{GLH}	G-to-Pad HIGH	2.9	3.3	3.7	4.4	6.1	ns				
t _{GHL}	G-to-Pad LOW	2.9	3.3	3.7	4.4	6.1	ns				
t _{LSU}	I/O Latch Output Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t _{LH}	I/O Latch Output Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O	5.7	6.3	7.1	8.4	11.8	ns				
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O	7.8	8.6	9.8	11.5	16.1	ns				
d _{TLH}	Capacitive Loading, LOW to HIGH	0.07	0.08	0.09	0.10	0.14	ns/pF				
d _{THL}	Capacitive Loading, HIGH to LOW	0.07	0.08	0.09	0.10	0.14	ns/pF				

Table 47 • PL44

PL44		
Pin Number	A40MX02 Function	A40MX04 Function
21	GND	GND
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	CLK, I/O	CLK, I/O
34	MODE	MODE
35	VCC	VCC
36	SDI, I/O	SDI, I/O
37	DCLK, I/O	DCLK, I/O
38	PRA, I/O	PRA, I/O
39	PRB, I/O	PRB, I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	GND	GND
44	I/O	I/O

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCC	VCC
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	CLK, I/O	CLK, I/O
53	I/O	I/O
54	MODE	MODE
55	VCC	VCC
56	SDI, I/O	SDI, I/O
57	DCLK, I/O	DCLK, I/O
58	PRA, I/O	PRA, I/O
59	PRB, I/O	PRB, I/O
60	I/O	I/O

Figure 42 • PQ144





Table 51 • PQ144

PQ144	
Pin Number	A42MX09 Function
1	I/O
2	MODE
3	I/O
4	I/O
5	I/O

Table 52 • PQ160

PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	95	I/O	I/O	I/O
	96	I/O	I/O	WD, I/O
	97	I/O	I/O	I/O
	98	VCCA	VCCA	VCCA
	99	GND	GND	GND
	100	NC	I/O	I/O
	101	I/O	I/O	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	I/O	I/O	WD, I/O
	107	I/O	I/O	WD, I/O
	108	I/O	I/O	I/O
	109	GND	GND	GND
	110	NC	I/O	I/O
	111	I/O	I/O	WD, I/O
	112	I/O	I/O	WD, I/O
	113	I/O	I/O	I/O
	114	NC	VCCI	VCCI
	115	I/O	I/O	WD, I/O
	116	NC	I/O	WD, I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	TDI, I/O
	119	I/O	I/O	TMS, I/O
	120	GND	GND	GND
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	GND	GND	GND
	126	I/O	I/O	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	NC	I/O	I/O
	130	GND	GND	GND
	131	I/O	I/O	I/O

Figure 44 • PQ208**Table 53 • PQ208**

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	1	GND	GND	GND
	2	NC	VCCA	VCCA
	3	MODE	MODE	MODE
	4	I/O	I/O	I/O
	5	I/O	I/O	I/O
	6	I/O	I/O	I/O
	7	I/O	I/O	I/O
	8	I/O	I/O	I/O
	9	NC	I/O	I/O
	10	NC	I/O	I/O
	11	NC	I/O	I/O
	12	I/O	I/O	I/O
	13	I/O	I/O	I/O
	14	I/O	I/O	I/O
	15	I/O	I/O	I/O
	16	NC	I/O	I/O
	17	VCCA	VCCA	VCCA
	18	I/O	I/O	I/O
	19	I/O	I/O	I/O
	20	I/O	I/O	I/O

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	95	NC	I/O	I/O
	96	NC	I/O	I/O
	97	NC	I/O	I/O
	98	VCCI	VCCI	VCCI
	99	I/O	I/O	I/O
	100	I/O	WD, I/O	WD, I/O
	101	I/O	WD, I/O	WD, I/O
	102	I/O	I/O	I/O
	103	SDO, I/O	SDO, TDO, I/O	SDO, TDO, I/O
	104	I/O	I/O	I/O
	105	GND	GND	GND
	106	NC	VCCA	VCCA
	107	I/O	I/O	I/O
	108	I/O	I/O	I/O
	109	I/O	I/O	I/O
	110	I/O	I/O	I/O
	111	I/O	I/O	I/O
	112	NC	I/O	I/O
	113	NC	I/O	I/O
	114	NC	I/O	I/O
	115	NC	I/O	I/O
	116	I/O	I/O	I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	I/O
	119	I/O	I/O	I/O
	120	I/O	I/O	I/O
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	I/O	I/O	I/O
	125	I/O	I/O	I/O
	126	GND	GND	GND
	127	I/O	I/O	I/O
	128	I/O	TCK, I/O	TCK, I/O
	129	LP	LP	LP
	130	VCCA	VCCA	VCCA
	131	GND	GND	GND

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
F2	I/O
F1	I/O
G1	I/O
G4	VSV
H1	I/O
H2	I/O
H3	I/O
H4	I/O
J1	I/O
K1	I/O
L1	I/O
K2	I/O
M1	I/O
K3	I/O
L2	I/O
N1	I/O
L3	BININ
M2	BINOUT
N2	I/O
M3	I/O
L4	I/O
N3	I/O
M4	I/O
N4	I/O
M5	I/O
K6	I/O
N5	I/O
N6	I/O
L6	I/O
M6	I/O
M7	I/O
N7	I/O
N8	I/O
M8	I/O
L8	I/O
K8	I/O
N9	I/O