



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                               |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                      |
| Number of LABs/CLBs            | -                                                                                                                                                             |
| Number of Logic Elements/Cells | -                                                                                                                                                             |
| Total RAM Bits                 | -                                                                                                                                                             |
| Number of I/O                  | 72                                                                                                                                                            |
| Number of Gates                | 36000                                                                                                                                                         |
| Voltage - Supply               | 3V ~ 3.6V, 4.5V ~ 5.5V                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                 |
| Operating Temperature          | -55°C ~ 125°C (TC)                                                                                                                                            |
| Package / Case                 | 84-LCC (J-Lead)                                                                                                                                               |
| Supplier Device Package        | 84-PLCC (29.31x29.31)                                                                                                                                         |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-pl84m">https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-pl84m</a> |

Figure 51 BG272 ..... 145

Figure 52 PG132 ..... 153

Figure 53 CQ172 ..... 158

# Tables

|          |                                                                                                                                                                |    |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| Table 1  | Product profile . . . . .                                                                                                                                      | 1  |
| Table 2  | Plastic Device Resources . . . . .                                                                                                                             | 4  |
| Table 3  | Ceramic Device Resources . . . . .                                                                                                                             | 4  |
| Table 4  | Temperature Grade Offerings . . . . .                                                                                                                          | 5  |
| Table 5  | Speed Grade Offerings . . . . .                                                                                                                                | 5  |
| Table 6  | Voltage Support of MX Devices . . . . .                                                                                                                        | 13 |
| Table 7  | Fixed Capacitance Values for MX FPGAs (pF) . . . . .                                                                                                           | 16 |
| Table 8  | Device Configuration Options for Probe Capability . . . . .                                                                                                    | 17 |
| Table 9  | Test Access Port Descriptions . . . . .                                                                                                                        | 18 |
| Table 10 | Supported BST Public Instructions . . . . .                                                                                                                    | 18 |
| Table 11 | Boundary Scan Pin Configuration and Functionality . . . . .                                                                                                    | 19 |
| Table 12 | Absolute Maximum Ratings for 40MX Devices* . . . . .                                                                                                           | 20 |
| Table 13 | Absolute Maximum Ratings for 42MX Devices* . . . . .                                                                                                           | 20 |
| Table 14 | Recommended Operating Conditions . . . . .                                                                                                                     | 21 |
| Table 15 | 5V TTL Electrical Specifications . . . . .                                                                                                                     | 21 |
| Table 16 | Absolute Maximum Ratings for 40MX Devices* . . . . .                                                                                                           | 22 |
| Table 17 | Absolute Maximum Ratings for 42MX Devices* . . . . .                                                                                                           | 22 |
| Table 18 | Recommended Operating Conditions . . . . .                                                                                                                     | 22 |
| Table 19 | 3.3V LVTTTL Electrical Specifications . . . . .                                                                                                                | 23 |
| Table 20 | Absolute Maximum Ratings* . . . . .                                                                                                                            | 23 |
| Table 21 | Recommended Operating Conditions . . . . .                                                                                                                     | 24 |
| Table 22 | Mixed 5.0V/3.3V Electrical Specifications . . . . .                                                                                                            | 25 |
| Table 23 | DC Specification (5.0 V PCI Signaling) . . . . .                                                                                                               | 25 |
| Table 24 | AC Specifications (5.0V PCI Signaling)* . . . . .                                                                                                              | 26 |
| Table 25 | DC Specification (3.3 V PCI Signaling) . . . . .                                                                                                               | 27 |
| Table 26 | AC Specifications for (3.3 V PCI Signaling)* . . . . .                                                                                                         | 27 |
| Table 27 | Package Thermal Characteristics . . . . .                                                                                                                      | 29 |
| Table 28 | 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^{\circ}\text{C}$ , $V_{CCA} = 5.0\text{ V}$ ) . . . . .                                 | 38 |
| Table 29 | 40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^{\circ}\text{C}$ , $V_{CC} = 5.0\text{ V}$ ) . . . . .                                   | 38 |
| Table 30 | 42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^{\circ}\text{C}$ , $V_{CCA} = 3.3\text{ V}$ ) . . . . .                                  | 39 |
| Table 31 | 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^{\circ}\text{C}$ , $V_{CC} = 3.3\text{ V}$ ) . . . . .                                  | 39 |
| Table 32 | Clock Specification for 33 MHz PCI . . . . .                                                                                                                   | 40 |
| Table 33 | Timing Parameters for 33 MHz PCI . . . . .                                                                                                                     | 40 |
| Table 34 | A40MX02 Timing Characteristics (Nominal 5.0 V Operation) . . . . .                                                                                             | 41 |
| Table 35 | A40MX02 Timing Characteristics (Nominal 3.3 V Operation) . . . . .                                                                                             | 43 |
| Table 36 | A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CC} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . .  | 46 |
| Table 37 | A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CC} = 3.0\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . .   | 49 |
| Table 38 | A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . . | 52 |
| Table 39 | A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . .  | 56 |
| Table 40 | A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . . | 60 |
| Table 41 | A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . .  | 64 |
| Table 42 | A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . . | 67 |
| Table 43 | A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . .  | 71 |
| Table 44 | A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) . . . . .  | 75 |
| Table 45 | A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,                                                                    |    |

### 3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200  $\mu$ s to allow for charge pumps to power up, and device initialization will begin.

## 3.4 Power Dissipation

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

### 3.4.1 General Power Equation

$$P = [ICC_{standby} + ICC_{active}] * V_{CCI} + I_{OL} * V_{OL} * N + I_{OH} * (V_{CCI} - V_{OH}) * M$$

EQ 1

where:

- $ICC_{standby}$  is the current flowing when no inputs or outputs are changing.
- $ICC_{active}$  is the current flowing due to CMOS switching.
- $I_{OL}$ ,  $I_{OH}$  are TTL sink/source currents.
- $V_{OL}$ ,  $V_{OH}$  are TTL level output voltages.
- $N$  equals the number of outputs driving TTL loads to  $V_{OL}$ .
- $M$  equals the number of outputs driving TTL loads to  $V_{OH}$ .

Accurate values for  $N$  and  $M$  are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

### 3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

### 3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

$$\text{Power}(\mu\text{W}) = C_{EQ} * V_{CCA}^2 * F(1)$$

EQ 2

where:

- $C_{EQ}$  = Equivalent capacitance expressed in picofarads (pF)

- VCCA = Power supply in volts (V)
- F = Switching frequency in megahertz (MHz)

### 3.4.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICC<sub>active</sub> at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

### 3.4.5 C<sub>EQ</sub> Values for Microsemi MX FPGAs

Modules (C<sub>EQM</sub>) 3.5

Input Buffers (C<sub>EQI</sub>) 6.9

Output Buffers (C<sub>EQO</sub>) 18.2

Routed Array Clock Buffer Loads (C<sub>EQCR</sub>) 1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\text{Power} = VCCA^2 * [(m \times C_{EQM} * f_m)_{\text{modules}} + (n * C_{EQI} * f_n)_{\text{inputs}} + (p * (C_{EQO} + C_L) * f_p)_{\text{outputs}} + 0.5 * (q_1 * C_{EQCR} * f_{q1})_{\text{routed\_Clk1}} + (r_1 * f_{q1})_{\text{routed\_Clk1}} + 0.5 * (q_2 * C_{EQCR} * f_{q2})_{\text{routed\_Clk2}} + (r_2 * f_{q2})_{\text{routed\_Clk2}}] \quad (2)$$

**EQ 3**

where:

m = Number of logic modules switching at frequency f<sub>m</sub>

n = Number of input buffers switching at frequency f<sub>n</sub>

p = Number of output buffers switching at frequency f<sub>p</sub>

q<sub>1</sub> = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

C<sub>EQM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EQO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>L</sub> = Output load capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

f<sub>p</sub> = Average output buffer switching rate in MHz

f<sub>q1</sub> = Average first routed array clock rate in MHz

### 3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

**Table 25 • DC Specification (3.3 V PCI Signaling)<sup>1</sup>**

| Symbol | Parameter                  | Condition         | PCI  |           | MX   |                     | Units |
|--------|----------------------------|-------------------|------|-----------|------|---------------------|-------|
|        |                            |                   | Min. | Max.      | Min. | Max.                |       |
| VCCI   | Supply Voltage for I/Os    |                   | 3.0  | 3.6       | 3.0  | 3.6 <sup>2</sup>    | V     |
| VIH    | Input High Voltage         |                   | 0.5  | VCC + 0.5 | 0.5  | VCCI + 0.3          | V     |
| VIL    | Input Low Voltage          |                   | −0.5 | 0.8       | −0.3 | 0.8                 | V     |
| IIH    | Input High Leakage Current | VIN = 2.7 V       |      | 70        |      | 10                  | μA    |
| IIL    | Input Leakage Current      |                   |      | −70       |      | −10                 | μA    |
| VOH    | Output High Voltage        | IOUT = −2 mA      | 0.9  |           | 3.3  |                     | V     |
| VOL    | Output Low Voltage         | IOUT = 3 mA, 6 mA |      | 0.1       |      | 0.1 VCCI            | V     |
| CIN    | Input Pin Capacitance      |                   |      | 10        |      | 10                  | pF    |
| CCLK   | CLK Pin Capacitance        |                   | 5    | 12        |      | 10                  | pF    |
| LPIN   | Pin Inductance             |                   |      | 20        |      | < 8 nH <sup>3</sup> | nH    |

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.

2. Maximum rating for VCCI −0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

**Table 26 • AC Specifications for (3.3 V PCI Signaling)\***

| Symbol   | Parameter             | Condition           | PCI                     |      | MX   |      | Units |
|----------|-----------------------|---------------------|-------------------------|------|------|------|-------|
|          |                       |                     | Min.                    | Max. | Min. | Max. |       |
| ICL      | Low Clamp Current     | −5 < VIN ≤ −1       | −25 + (VIN + 1) / 0.015 |      | −60  | −10  | mA    |
| Slew (r) | Output Rise Slew Rate | 0.2 V to 0.6 V load | 1                       | 4    | 1.8  | 2.8  | V/ns  |
| Slew (f) | Output Fall Slew Rate | 0.6 V to 0.2 V load | 1                       | 4    | 2.8  | 4.0  | V/ns  |

**Note:** \*PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

A sample calculation of the absolute maximum power dissipation allowed for a TQ176 package at commercial temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (^\circ\text{C}) - \text{Max} \cdot \text{ambient temp} \cdot (^\circ\text{C})}{\theta_{ja}(^\circ\text{C/W})} = \frac{150^\circ\text{C} - 70^\circ\text{C}}{(28^\circ\text{C})/\text{W}} = 2.86\text{W}$$

EQ 5

The maximum power dissipation for military-grade devices is a function of  $\theta_{jc}$ . A sample calculation of the absolute maximum power dissipation allowed for CQFP 208-pin package at military temperature and still air is given in the following equation


$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (^\circ\text{C}) - \text{Max} \cdot \text{ambient temp} \cdot (^\circ\text{C})}{\theta_{jc}(^\circ\text{C/W})} = \frac{150^\circ\text{C} - 125^\circ\text{C}}{(6.3^\circ\text{C})/\text{W}} = 3.97\text{W}$$

EQ 6

**Table 27 • Package Thermal Characteristics**

| Plastic Packages                 | Pin Count | $\theta_{jc}$ | $\theta_{ja}$ |                        |                        | Units              |
|----------------------------------|-----------|---------------|---------------|------------------------|------------------------|--------------------|
|                                  |           |               | Still Air     | 1.0 m/s<br>200 ft/min. | 2.5 m/s<br>500 ft/min. |                    |
| Plastic Quad Flat Pack           | 100       | 12.0          | 27.8          | 23.4                   | 21.2                   | $^\circ\text{C/W}$ |
| Plastic Quad Flat Pack           | 144       | 10.0          | 26.2          | 22.8                   | 21.1                   | $^\circ\text{C/W}$ |
| Plastic Quad Flat Pack           | 160       | 10.0          | 26.2          | 22.8                   | 21.1                   | $^\circ\text{C/W}$ |
| Plastic Quad Flat Pack           | 208       | 8.0           | 26.1          | 22.5                   | 20.8                   | $^\circ\text{C/W}$ |
| Plastic Quad Flat Pack           | 240       | 8.5           | 25.6          | 22.3                   | 20.8                   | $^\circ\text{C/W}$ |
| Plastic Leaded Chip Carrier      | 44        | 16.0          | 20.0          | 24.5                   | 22.0                   | $^\circ\text{C/W}$ |
| Plastic Leaded Chip Carrier      | 68        | 13.0          | 25.0          | 21.0                   | 19.4                   | $^\circ\text{C/W}$ |
| Plastic Leaded Chip Carrier      | 84        | 12.0          | 22.5          | 18.9                   | 17.6                   | $^\circ\text{C/W}$ |
| Thin Plastic Quad Flat Pack      | 176       | 11.0          | 24.7          | 19.9                   | 18.0                   | $^\circ\text{C/W}$ |
| Very Thin Plastic Quad Flat Pack | 80        | 12.0          | 38.2          | 31.9                   | 29.4                   | $^\circ\text{C/W}$ |
| Very Thin Plastic Quad Flat Pack | 100       | 10.0          | 35.3          | 29.4                   | 27.1                   | $^\circ\text{C/W}$ |
| Plastic Ball Grid Array          | 272       | 3.0           | 18.3          | 14.9                   | 13.9                   | $^\circ\text{C/W}$ |
| <b>Ceramic Packages</b>          |           |               |               |                        |                        |                    |
| Ceramic Pin Grid Array           | 132       | 4.8           | 25.0          | 20.6                   | 18.7                   | $^\circ\text{C/W}$ |
| Ceramic Quad Flat Pack           | 208       | 2.0           | 22.0          | 19.8                   | 18.0                   | $^\circ\text{C/W}$ |
| Ceramic Quad Flat Pack           | 256       | 2.0           | 20.0          | 16.5                   | 15.0                   | $^\circ\text{C/W}$ |


Figure 27 • Output Buffer Latches



3.10.4 Decode Module Timing

The following figure shows decode module timing.


Figure 28 • Decode Module Timing



3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.

Figure 29 • SRAM Timing Characteristics



3.10.6 Dual-Port SRAM Timing Waveforms

The following figures show dual-port SRAM timing waveforms.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)**  
(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description                |                      | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|----------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                      | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| TTL Output Module Timing <sup>4</sup>  |                      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH     |          | 3.3  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.2  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW      |          | 4.0  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.6  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH |          | 3.7  |          | 4.3  |          | 4.9  |           | 5.8  |          | 8.0  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW  |          | 4.7  |          | 5.4  |          | 6.1  |           | 7.2  |          | 10.1 | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z |          | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.1 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z  |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                       | Delta LOW to HIGH    |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |
| d <sub>THL</sub>                       | Delta HIGH to LOW    |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |
| CMOS Output Module Timing <sup>4</sup> |                      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH     |          | 3.9  |          | 4.5  |          | 5.1  |           | 6.05 |          | 8.5  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW      |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW  |          | 4.9  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z |          | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.0 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z  |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                       | Delta LOW to HIGH    |          | 0.03 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                       | Delta HIGH to LOW    |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35pF loading

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation)**  
(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                            |                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays                    |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>PD2</sub>                                   | Dual-Module Macros           |          | 3.7  |          | 4.3  |          | 4.9  |           | 5.7  |          | 8.0  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q        |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                 |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| Logic Module Predicted Routing Delays <sup>1</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                          |                     | –3 Speed   |      | –2 Speed   |      | –1 Speed   |      | Std Speed    |      | –F Speed     |      | Units |
|----------------------------------------------------|--------------------------|---------------------|------------|------|------------|------|------------|------|--------------|------|--------------|------|-------|
|                                                    |                          |                     | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.         | Max. | Min.         | Max. |       |
| Input Module Predicted Routing Delays <sup>1</sup> |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay     |                     | 2.9        |      | 3.3        |      | 3.8        |      | 4.5          |      | 6.3          |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay     |                     | 3.6        |      | 4.2        |      | 4.8        |      | 5.6          |      | 7.8          |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay     |                     | 4.4        |      | 5.0        |      | 5.7        |      | 6.7          |      | 9.4          |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay     |                     | 5.1        |      | 5.9        |      | 6.7        |      | 7.8          |      | 11.0         |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay     |                     | 8.0        |      | 9.3        |      | 10.5       |      | 12.4         |      | 17.2         |      | ns    |
| Global Clock Network                               |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH        | FO = 16<br>FO = 128 | 6.4<br>6.4 |      | 7.4<br>7.4 |      | 8.4<br>8.4 |      | 9.9<br>9.9   |      | 13.8<br>13.8 |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW        | FO = 16<br>FO = 128 | 6.8<br>6.8 |      | 7.8<br>7.8 |      | 8.9<br>8.9 |      | 10.4<br>10.4 |      | 14.6<br>14.6 |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH | FO = 16<br>FO = 128 | 3.1<br>3.3 |      | 3.6<br>3.8 |      | 4.1<br>4.3 |      | 4.8<br>5.1   |      | 6.7<br>7.1   |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW  | FO = 16<br>FO = 128 | 3.1<br>3.3 |      | 3.6<br>3.8 |      | 4.1<br>4.3 |      | 4.8<br>5.1   |      | 6.7<br>7.1   |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew             | FO = 16<br>FO = 128 | 0.6<br>0.8 |      | 0.6<br>0.9 |      | 0.7<br>1.0 |      | 0.8<br>1.2   |      | 1.2<br>1.6   |      | ns    |
| t <sub>P</sub>                                     | Minimum Period           | FO = 16<br>FO = 128 | 6.5<br>6.8 |      | 7.5<br>7.8 |      | 8.5<br>8.9 |      | 10.1<br>10.4 |      | 14.1<br>14.6 |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency        | FO = 16<br>FO = 128 | 113<br>109 |      | 105<br>101 |      | 96<br>92   |      | 83<br>80     |      | 50<br>48     |      | MHz   |
| TTL Output Module Timing <sup>4</sup>              |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>DLH</sub>                                   | Data-to-Pad HIGH         |                     | 4.7        |      | 5.4        |      | 6.1        |      | 7.2          |      | 10.0         |      | ns    |
| t <sub>DHL</sub>                                   | Data-to-Pad LOW          |                     | 5.6        |      | 6.4        |      | 7.3        |      | 8.6          |      | 12.0         |      | ns    |
| t <sub>ENZH</sub>                                  | Enable Pad Z to HIGH     |                     | 5.2        |      | 6.0        |      | 6.9        |      | 8.1          |      | 11.3         |      | ns    |
| t <sub>ENZL</sub>                                  | Enable Pad Z to LOW      |                     | 6.6        |      | 7.6        |      | 8.6        |      | 10.1         |      | 14.1         |      | ns    |
| t <sub>ENHZ</sub>                                  | Enable Pad HIGH to Z     |                     | 11.1       |      | 12.8       |      | 14.5       |      | 17.1         |      | 23.9         |      | ns    |
| t <sub>ENLZ</sub>                                  | Enable Pad LOW to Z      |                     | 8.2        |      | 9.5        |      | 10.7       |      | 12.6         |      | 17.7         |      | ns    |
| d <sub>TLH</sub>                                   | Delta LOW to HIGH        |                     | 0.03       |      | 0.03       |      | 0.04       |      | 0.04         |      | 0.06         |      | ns/pF |
| d <sub>THL</sub>                                   | Delta HIGH to LOW        |                     | 0.04       |      | 0.04       |      | 0.05       |      | 0.06         |      | 0.08         |      | ns/pF |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description               |                                                          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---------------------------------------|----------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                       |                                                          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| TTL Output Module Timing <sup>5</sup> |                                                          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad HIGH                                         |          | 2.5  |          | 2.7  |          | 3.1  |           | 3.6  |          | 5.1  | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad LOW                                          |          | 2.9  |          | 3.2  |          | 3.6  |           | 4.3  |          | 6.0  | ns    |
| t <sub>ENZH</sub>                     | Enable Pad Z to HIGH                                     |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.5  | ns    |
| t <sub>ENZL</sub>                     | Enable Pad Z to LOW                                      |          | 2.9  |          | 3.2  |          | 3.7  |           | 4.3  |          | 6.1  | ns    |
| t <sub>ENHZ</sub>                     | Enable Pad HIGH to Z                                     |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.3  |          | 10.2 | ns    |
| t <sub>ENLZ</sub>                     | Enable Pad LOW to Z                                      |          | 5.3  |          | 5.9  |          | 6.7  |           | 7.9  |          | 11.1 | ns    |
| t <sub>GLH</sub>                      | G-to-Pad HIGH                                            |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.8  |          | 5.3  | ns    |
| t <sub>GHL</sub>                      | G-to-Pad LOW                                             |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.8  |          | 5.3  | ns    |
| t <sub>LSU</sub>                      | I/O Latch Set-Up                                         | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>LH</sub>                       | I/O Latch Hold                                           | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                      | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading |          | 5.2  |          | 5.8  |          | 6.6  |           | 7.7  |          | 10.8 | ns    |
| t <sub>ACO</sub>                      | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     |          | 7.4  |          | 8.2  |          | 9.3  |           | 10.9 |          | 15.3 | ns    |
| d <sub>TLH</sub>                      | Capacity Loading, LOW to HIGH                            |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |
| d <sub>THL</sub>                      | Capacity Loading, HIGH to LOW                            |          | 0.04 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description               |                                                          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---------------------------------------|----------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                       |                                                          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| TTL Output Module Timing <sup>4</sup> |                                                          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad HIGH                                         | 2.5      |      | 2.8      |      | 3.2      |      | 3.7       |      | 5.2      |      | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad LOW                                          | 3.0      |      | 3.3      |      | 3.7      |      | 4.4       |      | 6.1      |      | ns    |
| t <sub>ENZH</sub>                     | Enable Pad Z to HIGH                                     | 2.7      |      | 3.0      |      | 3.4      |      | 4.0       |      | 5.6      |      | ns    |
| t <sub>ENZL</sub>                     | Enable Pad Z to LOW                                      | 3.0      |      | 3.3      |      | 3.8      |      | 4.4       |      | 6.2      |      | ns    |
| t <sub>ENHZ</sub>                     | Enable Pad HIGH to Z                                     | 5.4      |      | 6.0      |      | 6.8      |      | 8.0       |      | 11.2     |      | ns    |
| t <sub>ENLZ</sub>                     | Enable Pad LOW to Z                                      | 5.0      |      | 5.6      |      | 6.3      |      | 7.4       |      | 10.4     |      | ns    |
| t <sub>GLH</sub>                      | G-to-Pad HIGH                                            | 2.9      |      | 3.2      |      | 3.6      |      | 4.3       |      | 6.0      |      | ns    |
| t <sub>GHL</sub>                      | G-to-Pad LOW                                             | 2.9      |      | 3.2      |      | 3.6      |      | 4.3       |      | 6.0      |      | ns    |
| t <sub>LCO</sub>                      | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading | 5.7      |      | 6.3      |      | 7.1      |      | 8.4       |      | 11.9     |      | ns    |
| t <sub>ACO</sub>                      | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     | 8.0      |      | 8.9      |      | 10.1     |      | 11.9      |      | 16.7     |      | ns    |
| d <sub>TLH</sub>                      | Capacitive Loading, LOW to HIGH                          | 0.03     |      | 0.03     |      | 0.03     |      | 0.04      |      | 0.06     |      | ns/pF |
| d <sub>THL</sub>                      | Capacitive Loading, HIGH to LOW                          | 0.04     |      | 0.04     |      | 0.04     |      | 0.05      |      | 0.07     |      | ns/pF |

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                     |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|-------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                     |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Asynchronous SRAM Operations                       |                                     |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RPD</sub>                                   | Asynchronous Access Time            |          | 8.1      |      | 9.0      |      | 10.2     |      | 12.0      |      | 16.8     |      | ns    |
| t <sub>RDADV</sub>                                 | Read Address Valid                  |          | 8.8      |      | 9.8      |      | 11.1     |      | 13.0      |      | 18.2     |      | ns    |
| t <sub>ADSU</sub>                                  | Address/Data Set-Up Time            |          | 1.6      |      | 1.8      |      | 2.0      |      | 2.4       |      | 3.4      |      | ns    |
| t <sub>ADH</sub>                                   | Address/Data Hold Time              |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>RENSUA</sub>                                | Read Enable Set-Up to Address Valid |          | 0.6      |      | 0.7      |      | 0.8      |      | 0.9       |      | 1.3      |      | ns    |
| t <sub>RENHA</sub>                                 | Read Enable Hold                    |          | 3.4      |      | 3.8      |      | 4.3      |      | 5.0       |      | 7.0      |      | ns    |
| t <sub>WENSU</sub>                                 | Write Enable Set-Up                 |          | 2.7      |      | 3.0      |      | 3.4      |      | 4.0       |      | 5.6      |      | ns    |
| t <sub>WENH</sub>                                  | Write Enable Hold                   |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>DOH</sub>                                   | Data Out Hold Time                  |          | 1.2      |      | 1.3      |      | 1.5      |      | 1.8       |      | 2.5      |      | ns    |
| Input Module Propagation Delays                    |                                     |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>                                  | Input Data Pad-to-Y                 |          | 1.0      |      | 1.1      |      | 1.3      |      | 1.5       |      | 2.1      |      | ns    |
| t <sub>INGO</sub>                                  | Input Latch Gate-to-Output          |          | 1.4      |      | 1.6      |      | 1.8      |      | 2.1       |      | 2.9      |      | ns    |
| t <sub>INH</sub>                                   | Input Latch Hold                    |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                                  | Input Latch Set-Up                  |          | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>ILA</sub>                                   | Latch Active Pulse Width            |          | 4.7      |      | 5.2      |      | 5.9      |      | 6.9       |      | 9.7      |      | ns    |
| Input Module Predicted Routing Delays <sup>2</sup> |                                     |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay                |          | 2.0      |      | 2.2      |      | 2.5      |      | 2.9       |      | 4.1      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay                |          | 2.3      |      | 2.6      |      | 2.9      |      | 3.4       |      | 4.8      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay                |          | 2.6      |      | 2.9      |      | 3.3      |      | 3.9       |      | 5.5      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay                |          | 3.0      |      | 3.3      |      | 3.8      |      | 4.4       |      | 6.2      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay                |          | 4.3      |      | 4.8      |      | 5.5      |      | 6.4       |      | 9.0      |      | ns    |
| Global Clock Network                               |                                     |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH                   | FO = 32  | 2.7      | 3.0  | 3.4      | 4.0  | 5.6      | ns   |           |      |          |      |       |
|                                                    |                                     | FO = 635 | 3.0      | 3.3  | 3.8      | 4.4  | 6.2      | ns   |           |      |          |      |       |
| t <sub>CKL</sub>                                   | Input HIGH to LOW                   | FO = 32  | 3.8      | 4.2  | 4.8      | 5.6  | 7.8      | ns   |           |      |          |      |       |
|                                                    |                                     | FO = 635 | 4.9      | 5.4  | 6.1      | 7.2  | 10.1     | ns   |           |      |          |      |       |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH            | FO = 32  | 1.8      | 2.0  | 2.2      | 2.6  | 3.6      | ns   |           |      |          |      |       |
|                                                    |                                     | FO = 635 | 2.0      | 2.2  | 2.5      | 2.9  | 4.1      | ns   |           |      |          |      |       |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW             | FO = 32  | 1.8      | 2.0  | 2.2      | 2.6  | 3.6      | ns   |           |      |          |      |       |
|                                                    |                                     | FO = 635 | 2.0      | 2.2  | 2.5      | 2.9  | 4.1      | ns   |           |      |          |      |       |
| t <sub>CKSW</sub>                                  | Maximum Skew                        | FO = 32  | 0.8      | 0.8  | 0.9      | 1.0  | 1.4      | ns   |           |      |          |      |       |
|                                                    |                                     | FO = 635 | 0.8      | 0.8  | 0.9      | 1.0  | 1.4      | ns   |           |      |          |      |       |

Table 48 • PL68

| PL68       |                  |                  |
|------------|------------------|------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 61         | I/O              | I/O              |
| 62         | I/O              | I/O              |
| 63         | I/O              | I/O              |
| 64         | I/O              | I/O              |
| 65         | I/O              | I/O              |
| 66         | GND              | GND              |
| 67         | I/O              | I/O              |
| 68         | I/O              | I/O              |

Figure 40 • PL84




Table 49 • PL84

| PL84       |                  |                  |                  |                  |
|------------|------------------|------------------|------------------|------------------|
| Pin Number | A40MX04 Function | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 1          | I/O              | I/O              | I/O              | I/O              |
| 2          | I/O              | CLKB, I/O        | CLKB, I/O        | CLKB, I/O        |
| 3          | I/O              | I/O              | I/O              | I/O              |
| 4          | VCC              | PRB, I/O         | PRB, I/O         | PRB, I/O         |
| 5          | I/O              | I/O              | I/O              | WD, I/O          |
| 6          | I/O              | GND              | GND              | GND              |
| 7          | I/O              | I/O              | I/O              | I/O              |
| 8          | I/O              | I/O              | I/O              | WD, I/O          |
| 9          | I/O              | I/O              | I/O              | WD, I/O          |

**Table 50 • PQ 100**

| <b>PQ100</b>      |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
| 19                | VCC                     | V <sub>CC</sub>         | I/O                     | I/O                     |
| 20                | I/O                     | I/O                     | I/O                     | I/O                     |
| 21                | I/O                     | I/O                     | I/O                     | I/O                     |
| 22                | I/O                     | I/O                     | GND                     | GND                     |
| 23                | I/O                     | I/O                     | I/O                     | I/O                     |
| 24                | I/O                     | I/O                     | I/O                     | I/O                     |
| 25                | I/O                     | I/O                     | I/O                     | I/O                     |
| 26                | I/O                     | I/O                     | I/O                     | I/O                     |
| 27                | NC                      | NC                      | I/O                     | I/O                     |
| 28                | NC                      | NC                      | I/O                     | I/O                     |
| 29                | NC                      | NC                      | I/O                     | I/O                     |
| 30                | NC                      | NC                      | I/O                     | I/O                     |
| 31                | NC                      | I/O                     | I/O                     | I/O                     |
| 32                | NC                      | I/O                     | I/O                     | I/O                     |
| 33                | NC                      | I/O                     | I/O                     | I/O                     |
| 34                | I/O                     | I/O                     | GND                     | GND                     |
| 35                | I/O                     | I/O                     | I/O                     | I/O                     |
| 36                | GND                     | GND                     | I/O                     | I/O                     |
| 37                | GND                     | GND                     | I/O                     | I/O                     |
| 38                | I/O                     | I/O                     | I/O                     | I/O                     |
| 39                | I/O                     | I/O                     | I/O                     | I/O                     |
| 40                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 41                | I/O                     | I/O                     | I/O                     | I/O                     |
| 42                | I/O                     | I/O                     | I/O                     | I/O                     |
| 43                | VCC                     | VCC                     | I/O                     | I/O                     |
| 44                | VCC                     | VCC                     | I/O                     | I/O                     |
| 45                | I/O                     | I/O                     | I/O                     | I/O                     |
| 46                | I/O                     | I/O                     | GND                     | GND                     |
| 47                | I/O                     | I/O                     | I/O                     | I/O                     |
| 48                | NC                      | I/O                     | I/O                     | I/O                     |
| 49                | NC                      | I/O                     | I/O                     | I/O                     |
| 50                | NC                      | I/O                     | I/O                     | I/O                     |
| 51                | NC                      | NC                      | I/O                     | I/O                     |
| 52                | NC                      | NC                      | SDO, I/O                | SDO, I/O                |
| 53                | NC                      | NC                      | I/O                     | I/O                     |
| 54                | NC                      | NC                      | I/O                     | I/O                     |
| 55                | NC                      | NC                      | I/O                     | I/O                     |

**Table 50 • PQ 100**

| <b>PQ100</b>      |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
| 56                | VCC                     | VCC                     | I/O                     | I/O                     |
| 57                | I/O                     | I/O                     | GND                     | GND                     |
| 58                | I/O                     | I/O                     | I/O                     | I/O                     |
| 59                | I/O                     | I/O                     | I/O                     | I/O                     |
| 60                | I/O                     | I/O                     | I/O                     | I/O                     |
| 61                | I/O                     | I/O                     | I/O                     | I/O                     |
| 62                | I/O                     | I/O                     | I/O                     | I/O                     |
| 63                | GND                     | GND                     | I/O                     | I/O                     |
| 64                | I/O                     | I/O                     | LP                      | LP                      |
| 65                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 66                | I/O                     | I/O                     | VCCI                    | VCCI                    |
| 67                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 68                | I/O                     | I/O                     | I/O                     | I/O                     |
| 69                | VCC                     | VCC                     | I/O                     | I/O                     |
| 70                | I/O                     | I/O                     | I/O                     | I/O                     |
| 71                | I/O                     | I/O                     | I/O                     | I/O                     |
| 72                | I/O                     | I/O                     | GND                     | GND                     |
| 73                | I/O                     | I/O                     | I/O                     | I/O                     |
| 74                | I/O                     | I/O                     | I/O                     | I/O                     |
| 75                | I/O                     | I/O                     | I/O                     | I/O                     |
| 76                | I/O                     | I/O                     | I/O                     | I/O                     |
| 77                | NC                      | NC                      | I/O                     | I/O                     |
| 78                | NC                      | NC                      | I/O                     | I/O                     |
| 79                | NC                      | NC                      | SDI, I/O                | SDI, I/O                |
| 80                | NC                      | I/O                     | I/O                     | I/O                     |
| 81                | NC                      | I/O                     | I/O                     | I/O                     |
| 82                | NC                      | I/O                     | I/O                     | I/O                     |
| 83                | I/O                     | I/O                     | I/O                     | I/O                     |
| 84                | I/O                     | I/O                     | GND                     | GND                     |
| 85                | I/O                     | I/O                     | I/O                     | I/O                     |
| 86                | GND                     | GND                     | I/O                     | I/O                     |
| 87                | GND                     | GND                     | PRA, I/O                | PRA, I/O                |
| 88                | I/O                     | I/O                     | I/O                     | I/O                     |
| 89                | I/O                     | I/O                     | CLKA, I/O               | CLKA, I/O               |
| 90                | CLK, I/O                | CLK, I/O                | VCCA                    | VCCA                    |
| 91                | I/O                     | I/O                     | I/O                     | I/O                     |
| 92                | MODE                    | MODE                    | CLKB, I/O               | CLKB, I/O               |

**Table 57 • TQ176**

| <b>TQ176</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 84                | I/O                     | I/O                     | WD, I/O                 |
| 85                | I/O                     | I/O                     | WD, I/O                 |
| 86                | NC                      | I/O                     | I/O                     |
| 87                | SDO, I/O                | SDO, I/O                | SDO, TDO, I/O           |
| 88                | I/O                     | I/O                     | I/O                     |
| 89                | GND                     | GND                     | GND                     |
| 90                | I/O                     | I/O                     | I/O                     |
| 91                | I/O                     | I/O                     | I/O                     |
| 92                | I/O                     | I/O                     | I/O                     |
| 93                | I/O                     | I/O                     | I/O                     |
| 94                | I/O                     | I/O                     | I/O                     |
| 95                | I/O                     | I/O                     | I/O                     |
| 96                | NC                      | I/O                     | I/O                     |
| 97                | NC                      | I/O                     | I/O                     |
| 98                | I/O                     | I/O                     | I/O                     |
| 99                | I/O                     | I/O                     | I/O                     |
| 100               | I/O                     | I/O                     | I/O                     |
| 101               | NC                      | NC                      | I/O                     |
| 102               | I/O                     | I/O                     | I/O                     |
| 103               | NC                      | I/O                     | I/O                     |
| 104               | I/O                     | I/O                     | I/O                     |
| 105               | I/O                     | I/O                     | I/O                     |
| 106               | GND                     | GND                     | GND                     |
| 107               | NC                      | I/O                     | I/O                     |
| 108               | NC                      | I/O                     | TCK, I/O                |
| 109               | LP                      | LP                      | LP                      |
| 110               | VCCA                    | VCCA                    | VCCA                    |
| 111               | GND                     | GND                     | GND                     |
| 112               | VCCI                    | VCCI                    | VCCI                    |
| 113               | VCCA                    | VCCA                    | VCCA                    |
| 114               | NC                      | I/O                     | I/O                     |
| 115               | NC                      | I/O                     | I/O                     |
| 116               | NC                      | VCCA                    | VCCA                    |
| 117               | I/O                     | I/O                     | I/O                     |
| 118               | I/O                     | I/O                     | I/O                     |
| 119               | I/O                     | I/O                     | I/O                     |
| 120               | I/O                     | I/O                     | I/O                     |

**Table 59 • CQ256**

| <b>CQ256</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 96                | VCCA                    |
| 97                | GND                     |
| 98                | GND                     |
| 99                | I/O                     |
| 100               | I/O                     |
| 101               | I/O                     |
| 102               | I/O                     |
| 103               | I/O                     |
| 104               | I/O                     |
| 105               | WD, I/O                 |
| 106               | WD, I/O                 |
| 107               | I/O                     |
| 108               | I/O                     |
| 109               | WD, I/O                 |
| 110               | WD, I/O                 |
| 111               | I/O                     |
| 112               | QCLKA, I/O              |
| 113               | I/O                     |
| 114               | GND                     |
| 115               | I/O                     |
| 116               | I/O                     |
| 117               | I/O                     |
| 118               | I/O                     |
| 119               | VCCI                    |
| 120               | I/O                     |
| 121               | WD, I/O                 |
| 122               | WD, I/O                 |
| 123               | I/O                     |
| 124               | I/O                     |
| 125               | I/O                     |
| 126               | I/O                     |
| 127               | GND                     |
| 128               | NC                      |
| 129               | NC                      |
| 130               | NC                      |
| 131               | GND                     |
| 132               | I/O                     |

**Table 59 • CQ256**

| <b>CQ256</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 207               | I/O                     |
| 208               | I/O                     |
| 209               | QCLKC, I/O              |
| 210               | I/O                     |
| 211               | WD, I/O                 |
| 212               | WD, I/O                 |
| 213               | I/O                     |
| 214               | I/O                     |
| 215               | WD, I/O                 |
| 216               | WD, I/O                 |
| 217               | I/O                     |
| 218               | PRB, I/O                |
| 219               | I/O                     |
| 220               | CLKB, I/O               |
| 221               | I/O                     |
| 222               | GND                     |
| 223               | GND                     |
| 224               | VCCA                    |
| 225               | VCCI                    |
| 226               | I/O                     |
| 227               | CLKA, I/O               |
| 228               | I/O                     |
| 229               | PRA, I/O                |
| 230               | I/O                     |
| 231               | I/O                     |
| 232               | WD, I/O                 |
| 233               | WD, I/O                 |
| 234               | I/O                     |
| 235               | I/O                     |
| 236               | I/O                     |
| 237               | I/O                     |
| 238               | I/O                     |
| 239               | I/O                     |
| 240               | QCLKD, I/O              |
| 241               | I/O                     |
| 242               | WD, I/O                 |
| 243               | GND                     |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| N10               | I/O                     |
| M10               | I/O                     |
| N11               | I/O                     |
| L10               | I/O                     |
| M11               | I/O                     |
| N12               | SDO                     |
| M12               | I/O                     |
| L11               | I/O                     |
| N13               | I/O                     |
| M13               | I/O                     |
| K11               | I/O                     |
| L12               | I/O                     |
| L13               | I/O                     |
| K13               | I/O                     |
| H10               | I/O                     |
| J12               | I/O                     |
| J13               | I/O                     |
| H11               | I/O                     |
| H12               | I/O                     |
| H13               | VKS                     |
| G13               | VPP                     |

**Table 62 • CQ172**

|     |       |
|-----|-------|
| 138 | I/O   |
| 139 | I/O   |
| 140 | I/O   |
| 141 | GND   |
| 142 | I/O   |
| 143 | I/O   |
| 144 | I/O   |
| 145 | I/O   |
| 146 | I/O   |
| 147 | I/O   |
| 148 | PROBA |
| 149 | I/O   |
| 150 | CLKA  |
| 151 | VCC   |
| 152 | GND   |
| 153 | I/O   |
| 154 | CLKB  |
| 155 | I/O   |
| 156 | PROBB |
| 157 | I/O   |
| 158 | I/O   |
| 159 | I/O   |
| 160 | I/O   |
| 161 | GND   |
| 162 | I/O   |
| 163 | I/O   |
| 164 | I/O   |
| 165 | I/O   |
| 166 | VCCI  |
| 167 | I/O   |
| 168 | I/O   |
| 169 | I/O   |
| 170 | I/O   |
| 171 | DCLK  |