



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-pqg160a

2 40MX and 42MX FPGA Families

2.1 Features

The following sections list out various features of the 40MX and 42MX FPGA family devices.

2.1.1 High Capacity

- Single-Chip ASIC Alternative
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins

2.1.2 High Performance

- 5.6 ns Clock-to-Out
- 250 MHz Performance
- 5 ns Dual-Port SRAM Access
- 100 MHz FIFOs
- 7.5 ns 35-Bit Address Decode

2.1.3 HiRel Features

- Commercial, Industrial, Automotive, and Military Temperature Plastic Packages
- Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages
- QML Certification
- Ceramic Devices Available to DSCC SMD

2.1.4 Ease of Integration


- Mixed-Voltage Operation (5.0 V or 3.3 V for core and I/Os), with PCI-Compliant I/Os
- Up to 100% Resource Utilization and 100% Pin Locking
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

2.2 Product Profile

The following table gives the features of the products.

Table 1 • Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Capacity						
System Gates	3,000	6,000	14,000	24,000	36,000	54,000
SRAM Bits	—	—	—	—	—	2,560
Logic Modules						
Sequential	—	—	348	624	954	1,230
Combinatorial	295	547	336	608	912	1,184
Decode	—	—	—	—	24	24
Clock-to-Out						
	9.5 ns	9.5 ns	5.6 ns	6.1 ns	6.1 ns	6.3 ns
SRAM Modules (64x4 or 32x8)						
	—	—	—	—	—	10
Dedicated Flip-Flops						
	—	—	348	624	954	1,230

Figure 2 • 42MX C-Module Implementation

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.



Figure 3 • 42MX C-Module Implementation

Figure 4 • 42MX S-Module Implementation

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.

3. All outputs unloaded. All inputs = VCC/VCCI or GND

3.8 3.3 V Operating Conditions

The following table shows 3.3 V operating conditions.

Table 16 • Absolute Maximum Ratings for 40MX Devices*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC + 0.5	V
VO	Output Voltage	-0.5 to VCC + 0.5	V
t _{STG}	Storage Temperature	-65 to + 150	°C

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 17 • Absolute Maximum Ratings for 42MX Devices*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C


Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 18 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCC (40MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCA (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCI (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V

Note: *Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

All the following tables show various specifications and operating conditions of 40MX and 42MX FPGAs.

Figure 16 • Typical Output Drive Characteristics (Based Upon Measured Data)

3.9.4 Junction Temperature (T_J)

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. The following equation can be used to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a(1)$$

EQ 4

where:

- T_a = Ambient Temperature
- ΔT = Temperature gradient between junction (silicon) and ambient
- $\Delta T = \theta_{ja} * P$ (2)
- P = Power
- θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in Table 27, page 29.

3.9.5 Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150°C.

Maximum power dissipation for commercial- and industrial-grade devices is a function of θ_{ja} .

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing¹											
t _{DH}	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5 ns
t _{DHL}	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3 ns
t _{ENZH}	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3 ns
t _{ENZL}	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5 ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0 ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6 ns
d _{TLH}	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07 ns/pF
d _{THL}	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04 ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.
4. Delays based on 35 pF loading

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays											
t _{PD1}	Single Module		1.7		2.0		2.3		2.7		3.7 ns
t _{PD2}	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0 ns
t _{CO}	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7 ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7 ns
Logic Module Predicted Routing Delays¹											
t _{RD1}	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2 ns
t _{RD2}	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7 ns
t _{RD3}	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3 ns
t _{RD4}	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9 ns
t _{RD8}	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2 ns
Logic Module Sequential Timing²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		4.3		5.0		5.6		6.6		9.2 ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2	
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{D LH}	Data-to-Pad HIGH		3.4		3.8		5.5		6.4		9.0 ns
t _{D HL}	Data-to-Pad LOW		4.1		4.5		4.2		5.0		7.0 ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.1		4.6		5.5		7.6 ns
t _{ENZL}	Enable Pad Z to LOW		4.1		4.5		5.1		6.1		8.5 ns
t _{ENHZ}	Enable Pad HIGH to Z		6.9		7.6		8.6		10.2		14.2 ns
t _{ENLZ}	Enable Pad LOW to Z		7.5		8.3		9.4		11.1		15.5 ns
t _{GLH}	G-to-Pad HIGH		5.8		6.5		7.3		8.6		12.0 ns
t _{GHL}	G-to-Pad LOW		5.8		6.5		7.3		8.6		12.0 ns
t _{LSU}	I/O Latch Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.7		9.7		10.9		12.9		18.0 ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		12.2		13.5		15.4		18.1		25.3 ns
d _{TLH}	Capacity Loading, LOW to HIGH	0.04		0.04		0.05		0.06		0.08	ns/pF
d _{THL}	Capacity Loading, HIGH to LOW	0.05		0.05		0.06		0.07		0.10	ns/pF

- For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays¹											
t _{PD1}	Single Module	1.4		1.5		1.7		2.0		2.8	ns
t _{CO}	Sequential Clock-to-Q	1.4		1.6		1.8		2.1		3.0	ns
t _{GO}	Latch G-to-Q	1.4		1.5		1.7		2.0		2.8	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q	1.6		1.7		2.0		2.3		3.3	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	0.8		0.9		1.0		1.2		1.6	ns
t _{RD2}	FO = 2 Routing Delay	1.0		1.2		1.3		1.5		2.1	ns

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{ACO}	Array Clock-to-Out (Pad-to-Pad),64 Clock Loading		11.3		12.5		14.2		16.7		23.3 ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.04		0.04		0.05		0.06		0.08 ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.05		0.05		0.06		0.07		0.10 ns/pF

1. For dual-module macros use tPD1 + tRD1 + taped, to + tRD1 + taped, or tPD1 + tRD1 + tusk, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay		1.2		1.3		1.5		1.8		2.5 ns
t _{PDD}	Internal Decode Module Delay		1.4		1.6		1.8		2.1		3.0 ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay		0.8		0.9		1.0		1.2		1.7 ns
t _{RD2}	FO = 2 Routing Delay		1.0		1.2		1.3		1.5		2.1 ns
t _{RD3}	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.6 ns
t _{RD4}	FO = 4 Routing Delay		1.5		1.7		1.9		2.2		3.1 ns
t _{RD5}	FO = 8 Routing Delay		2.4		2.7		3.0		3.6		5.0 ns
Logic Module Sequential Timing^{3, 4}											
t _{CO}	Flip-Flop Clock-to-Output		1.3		1.4		1.6		1.9		2.7 ns
t _{GO}	Latch Gate-to-Output		1.2		1.3		1.5		1.8		2.5 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.3		0.4		0.4		0.5		0.7	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.4		0.5		0.5		0.6		0.8	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		3.3		3.7		4.2		4.9		6.9 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		4.4		4.8		5.3		6.5		9.0 ns

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay	1.3	1.5	1.7	2.0	2.7	ns				
t _{PDD}	Internal Decode Module Delay	1.6	1.8	2.0	2.4	3.3	ns				
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	0.9	1.0	1.2	1.4	2.0	ns				
t _{RD2}	FO = 2 Routing Delay	1.3	1.4	1.6	1.9	2.7	ns				
t _{RD3}	FO = 3 Routing Delay	1.6	1.8	2.0	2.4	3.4	ns				
t _{RD4}	FO = 4 Routing Delay	2.0	2.2	2.5	2.9	4.1	ns				
t _{RD5}	FO = 8 Routing Delay	3.3	3.7	4.2	4.9	6.9	ns				
t _{RDD}	Decode-to-Output Routing Delay	0.3	0.4	0.4	0.5	0.7	ns				
Logic Module Sequential Timing^{3, 4}											
t _{CO}	Flip-Flop Clock-to-Output	1.3	1.4	1.6	1.9	2.7	ns				
t _{GO}	Latch Gate-to-Output	1.3	1.4	1.6	1.9	2.7	ns				
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.3	0.3	0.4	0.5	0.7	ns				
t _{HD}	Flip-Flop (Latch) Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t _{RO}	Flip-Flop (Latch) Reset-to-Output	1.6	1.7	2.0	2.3	3.2	ns				
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.7	0.8	0.9	1.0	1.4	ns				
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.7	4.2	4.9	6.9	ns				
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	4.4	4.8	5.5	6.4	9.0	ns				
Synchronous SRAM Operations											
t _{RC}	Read Cycle Time	6.8	7.5	8.5	10.0	14.0	ns				
t _{WC}	Write Cycle Time	6.8	7.5	8.5	10.0	14.0	ns				
t _{RCKHL}	Clock HIGH/LOW Time	3.4	3.8	4.3	5.0	7.0	ns				
t _{RCO}	Data Valid After Clock HIGH/LOW	3.4	3.8	4.3	5.0	7.0	ns				
t _{ADSU}	Address/Data Set-Up Time	1.6	1.8	2.0	2.4	3.4	ns				
Synchronous SRAM Operations (continued)											
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t _{RENSU}	Read Enable Set-Up	0.6	0.7	0.8	0.9	1.3	ns				
t _{RENH}	Read Enable Hold	3.4	3.8	4.3	5.0	7.0	ns				
t _{WENSU}	Write Enable Set-Up	2.7	3.0	3.4	4.0	5.6	ns				
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{BENS}	Block Enable Set-Up	2.8	3.1	3.5	4.1	5.7	ns				
t _{BENH}	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵ (Continued)											
t _{ENLZ}	Enable Pad LOW to Z	4.9	5.5	6.2	7.3	10.2	ns				
t _{GLH}	G-to-Pad HIGH	2.9	3.3	3.7	4.4	6.1	ns				
t _{GHL}	G-to-Pad LOW	2.9	3.3	3.7	4.4	6.1	ns				
t _{LSU}	I/O Latch Output Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t _{LH}	I/O Latch Output Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O	5.7	6.3	7.1	8.4	11.8	ns				
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O	7.8	8.6	9.8	11.5	16.1	ns				
d _{TLH}	Capacitive Loading, LOW to HIGH	0.07	0.08	0.09	0.10	0.14	ns/pF				
d _{THL}	Capacitive Loading, HIGH to LOW	0.07	0.08	0.09	0.10	0.14	ns/pF				

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)


Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Synchronous SRAM Operations (continued)											
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{RENSU}	Read Enable Set-Up	0.9	1.0	1.1	1.3	1.8	ns				
t _{RENH}	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns				
t _{WENSU}	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns				
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{BENS}	Block Enable Set-Up	3.9	4.3	4.9	5.7	8.0	ns				
t _{BENH}	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
Asynchronous SRAM Operations											
t _{RPD}	Asynchronous Access Time	11.3	12.6	14.3	16.8	23.5	ns				
t _{RDADV}	Read Address Valid	12.3	13.7	15.5	18.2	25.5	ns				
t _{ADSU}	Address/Data Set-Up Time	2.3	2.5	2.8	3.4	4.8	ns				
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t _{RENSUA}	Read Enable Set-Up to Address Valid	0.9	1.0	1.1	1.3	1.8	ns				
t _{RENHA}	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns				
t _{WENSU}	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns				
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{DOH}	Data Out Hold Time	1.8	2.0	2.1	2.5	3.5	ns				
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y	1.4	1.6	1.8	2.1	3.0	ns				
t _{INGO}	Input Latch Gate-to-Output	2.0	2.2	2.5	2.9	4.1	ns				
t _{INH}	Input Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{INSU}	Input Latch Set-Up	0.7	0.7	0.8	1.0	1.4	ns				
t _{ILA}	Latch Active Pulse Width	6.5	7.3	8.2	9.7	13.5	ns				

Table 50 • PQ 100

PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
56	VCC	VCC	I/O	I/O	
57	I/O	I/O	GND	GND	
58	I/O	I/O	I/O	I/O	
59	I/O	I/O	I/O	I/O	
60	I/O	I/O	I/O	I/O	
61	I/O	I/O	I/O	I/O	
62	I/O	I/O	I/O	I/O	
63	GND	GND	I/O	I/O	
64	I/O	I/O	LP	LP	
65	I/O	I/O	VCCA	VCCA	
66	I/O	I/O	VCCI	VCCI	
67	I/O	I/O	VCCA	VCCA	
68	I/O	I/O	I/O	I/O	
69	VCC	VCC	I/O	I/O	
70	I/O	I/O	I/O	I/O	
71	I/O	I/O	I/O	I/O	
72	I/O	I/O	GND	GND	
73	I/O	I/O	I/O	I/O	
74	I/O	I/O	I/O	I/O	
75	I/O	I/O	I/O	I/O	
76	I/O	I/O	I/O	I/O	
77	NC	NC	I/O	I/O	
78	NC	NC	I/O	I/O	
79	NC	NC	SDI, I/O	SDI, I/O	
80	NC	I/O	I/O	I/O	
81	NC	I/O	I/O	I/O	
82	NC	I/O	I/O	I/O	
83	I/O	I/O	I/O	I/O	
84	I/O	I/O	GND	GND	
85	I/O	I/O	I/O	I/O	
86	GND	GND	I/O	I/O	
87	GND	GND	PRA, I/O	PRA, I/O	
88	I/O	I/O	I/O	I/O	
89	I/O	I/O	CLKA, I/O	CLKA, I/O	
90	CLK, I/O	CLK, I/O	VCCA	VCCA	
91	I/O	I/O	I/O	I/O	
92	MODE	MODE	CLKB, I/O	CLKB, I/O	

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
237	GND
238	MODE
239	VCCA
240	GND

Figure 46 • VQ80**Table 55 • VQ80**

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O

Table 55 • VQ80

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
49	I/O	I/O
50	CLK, I/O	CLK, I/O
51	I/O	I/O
52	MODE	MODE
53	VCC	VCC
54	NC	I/O
55	NC	I/O
56	NC	I/O
57	SDI, I/O	SDI, I/O
58	DCLK, I/O	DCLK, I/O
59	PRA, I/O	PRA, I/O
60	NC	NC
61	PRB, I/O	PRB, I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	I/O	I/O
68	GND	GND
69	I/O	I/O
70	I/O	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	VCC	VCC
75	I/O	I/O
76	I/O	I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O

Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
47	I/O	I/O	TDI, I/O
48	I/O	I/O	I/O
49	I/O	I/O	WD, I/O
50	I/O	I/O	WD, I/O
51	I/O	I/O	I/O
52	NC	VCCI	VCCI
53	I/O	I/O	I/O
54	NC	I/O	I/O
55	NC	I/O	WD, I/O
56	I/O	I/O	WD, I/O
57	NC	NC	I/O
58	I/O	I/O	I/O
59	I/O	I/O	WD, I/O
60	I/O	I/O	WD, I/O
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65	I/O	I/O	I/O
66	NC	I/O	I/O
67	GND	GND	GND
68	VCCA	VCCA	VCCA
69	I/O	I/O	WD, I/O
70	I/O	I/O	WD, I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	NC	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	NC	NC	WD, I/O
78	NC	I/O	WD, I/O
79	I/O	I/O	I/O
80	NC	I/O	I/O
81	I/O	I/O	I/O
82	NC	VCCI	VCCI
83	I/O	I/O	I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
84		I/O	I/O	WD, I/O
85		I/O	I/O	WD, I/O
86		NC	I/O	I/O
87		SDO, I/O	SDO, I/O	SDO, TDO, I/O
88		I/O	I/O	I/O
89		GND	GND	GND
90		I/O	I/O	I/O
91		I/O	I/O	I/O
92		I/O	I/O	I/O
93		I/O	I/O	I/O
94		I/O	I/O	I/O
95		I/O	I/O	I/O
96		NC	I/O	I/O
97		NC	I/O	I/O
98		I/O	I/O	I/O
99		I/O	I/O	I/O
100		I/O	I/O	I/O
101		NC	NC	I/O
102		I/O	I/O	I/O
103		NC	I/O	I/O
104		I/O	I/O	I/O
105		I/O	I/O	I/O
106		GND	GND	GND
107		NC	I/O	I/O
108		NC	I/O	TCK, I/O
109		LP	LP	LP
110		VCCA	VCCA	VCCA
111		GND	GND	GND
112		VCCI	VCCI	VCCI
113		VCCA	VCCA	VCCA
114		NC	I/O	I/O
115		NC	I/O	I/O
116		NC	VCCA	VCCA
117		I/O	I/O	I/O
118		I/O	I/O	I/O
119		I/O	I/O	I/O
120		I/O	I/O	I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
158		CLKB, I/O	CLKB, I/O	CLKB, I/O
159		I/O	I/O	I/O
160		PRB, I/O	PRB, I/O	PRB, I/O
161		NC	I/O	WD, I/O
162		I/O	I/O	WD, I/O
163		I/O	I/O	I/O
164		I/O	I/O	I/O
165		NC	NC	WD, I/O
166		NC	I/O	WD, I/O
167		I/O	I/O	I/O
168		NC	I/O	I/O
169		I/O	I/O	I/O
170		NC	VCCI	VCCI
171		I/O	I/O	WD, I/O
172		I/O	I/O	WD, I/O
173		NC	I/O	I/O
174		I/O	I/O	I/O
175		DCLK, I/O	DCLK, I/O	DCLK, I/O
176		I/O	I/O	I/O


Figure 49 • CQ208

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
148	I/O
149	I/O
150	GND
151	I/O
152	I/O
153	I/O
154	I/O
155	I/O
156	I/O
157	GND
158	I/O
159	SDI, I/O
160	I/O
161	WD, I/O
162	WD, I/O
163	I/O
164	VCCI
165	I/O
166	I/O
167	I/O
168	WD, I/O
169	WD, I/O
170	I/O
171	QCLKD, I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	WD, I/O
177	WD, I/O
178	PRA, I/O
179	I/O
180	CLKA, I/O
181	I/O
182	VCCI
183	VCCA
184	GND

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
G12	VSV
F13	I/O
F12	I/O
F11	I/O
F10	I/O
E13	I/O
D13	I/O
D12	I/O
C13	I/O
B13	I/O
D11	I/O
C12	I/O
A13	I/O
C11	I/O
B12	SDI
B11	I/O
C10	I/O
A12	I/O
A11	I/O
B10	I/O
D8	I/O
A10	I/O
C8	I/O
A9	I/O
B8	PRBA
A8	I/O
B7	CLKA
A7	I/O
B6	CLKB
A6	I/O
C6	PRBB
A5	I/O
D6	I/O
A4	I/O
B4	I/O
A3	I/O
C4	I/O

Table 62 • CQ172

99	I/O
100	I/O
101	I/O
102	I/O
103	GND
104	I/O
105	I/O
106	VKS
107	VPP
108	GND
109	VCCI
110	VSV
111	I/O
112	I/O
113	VCC
114	I/O
115	I/O
116	I/O
117	I/O
118	GND
119	I/O
120	I/O
121	I/O
122	I/O
123	GNDI
124	I/O
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	SDI
132	I/O
133	I/O
134	I/O
135	I/O
136	VCCI
137	I/O