



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	150
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a42mx24-tq176m

Figures

Figure 1	Ordering Information	3
Figure 2	42MX C-Module Implementation	7
Figure 3	42MX C-Module Implementation	7
Figure 4	42MX S-Module Implementation	8
Figure 5	A42MX24 and A42MX36 D-Module Implementation	9
Figure 6	A42MX36 Dual-Port SRAM Block	9
Figure 7	MX Routing Structure	10
Figure 8	Clock Networks of 42MX Devices	11
Figure 9	Quadrant Clock Network of A42MX36 Devices	11
Figure 10	42MX I/O Module	12
Figure 11	PCI Output Structure of A42MX24 and A42MX36 Devices	12
Figure 12	Silicon Explorer II Setup with 40MX	16
Figure 13	Silicon Explorer II Setup with 42MX	17
Figure 14	42MX IEEE 1149.1 Boundary Scan Circuitry	18
Figure 15	Device Selection Wizard	19
Figure 16	Typical Output Drive Characteristics (Based Upon Measured Data)	28
Figure 17	40MX Timing Model*	30
Figure 18	42MX Timing Model	30
Figure 19	42MX Timing Model (Logic Functions Using Quadrant Clocks)	31
Figure 20	42MX Timing Model (SRAM Functions)	32
Figure 21	Output Buffer Delays	32
Figure 22	AC Test Loads	33
Figure 23	Input Buffer Delays	33
Figure 24	Module Delays	33
Figure 25	Flip-Flops and Latches	34
Figure 26	Input Buffer Latches	34
Figure 27	Output Buffer Latches	35
Figure 28	Decode Module Timing	35
Figure 29	SRAM Timing Characteristics	35
Figure 30	42MX SRAM Write Operation	36
Figure 31	42MX SRAM Synchronous Read Operation	36
Figure 32	42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)	36
Figure 33	42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)	37
Figure 34	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 5.0\text{ V}$)	38
Figure 35	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCC = 5.0\text{ V}$)	39
Figure 36	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCCA = 3.3\text{ V}$)	39
Figure 37	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $VCC = 3.3\text{ V}$)	40
Figure 38	PL44	86
Figure 39	PL68	88
Figure 40	PL84	90
Figure 41	PQ100	93
Figure 42	PQ144	97
Figure 43	PQ160	102
Figure 44	PQ208	107
Figure 45	PQ240	113
Figure 46	VQ80	120
Figure 47	VQ100	123
Figure 48	TQ176	126
Figure 49	CQ208	131
Figure 50	CQ256	138

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

Figure 14 • 42MX IEEE 1149.1 Boundary Scan Circuitry




Table 9 • Test Access Port Descriptions

Port	Description
TMS (Test Mode Select)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK).
TCK (Test Clock Input)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz.
TDI (Test Data Input)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock.
TDO (Test Data Output)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress.

Table 10 • Supported BST Public Instructions

Instruction	IR Code (IR2.IR0)	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation
HIGH Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. See the IEEE Standard 1149.1 specification.
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. See the IEEE Standard 1149.1 specification for details.
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

3.6.1 Application Notes

- AC278: *BSDL Files Format Description*
- AC225: *Programming Antifuse Devices*
- AC168: *Implementation of Security in Microsemi Antifuse FPGAs*

3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

3.6.3 Miscellaneous

Libero IDE Flow Diagram

3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.


Table 12 • Absolute Maximum Ratings for 40MX Devices*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC+0.5	V
VO	Output Voltage	-0.5 to VCC+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 13 • Absolute Maximum Ratings for 42MX Devices*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Figure 16 • Typical Output Drive Characteristics (Based Upon Measured Data)

3.9.4 Junction Temperature (T_J)

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. The following equation can be used to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a(1)$$

EQ 4

where:

- T_a = Ambient Temperature
- ΔT = Temperature gradient between junction (silicon) and ambient
- $\Delta T = \theta_{ja} * P$ (2)
- P = Power
- θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in Table 27, page 29.

3.9.5 Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150°C.

Maximum power dissipation for commercial- and industrial-grade devices is a function of θ_{ja} .

Table 33 • Timing Parameters for 33 MHz PCI

Symbol	Parameter	PCI		A42MX24		A42MX36		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{SU(PTP)}$	Input Set-Up Time to CLK—Point-to-Point	10, 12 ²	–	1.5	–	1.5	–	ns
t_H	Input Hold to CLK	0	–	0	–	0	–	ns

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.
2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)**

Parameter / Description	–3 Speed		–2 Speed		–1 Speed		Std Speed		–F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays											
t_{PD1}	Single Module	1.2	1.4	1.6	1.9	2.7	ns				
t_{PD2}	Dual-Module Macros	2.7	3.1	3.5	4.1	5.7	ns				
t_{CO}	Sequential Clock-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
t_{GO}	Latch G-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
t_{RS}	Flip-Flop (Latch) Reset-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
Logic Module Predicted Routing Delays¹											
t_{RD1}	FO = 1 Routing Delay	1.3	1.5	1.7	2.0	2.8	ns				
t_{RD2}	FO = 2 Routing Delay	1.8	2.1	2.4	2.8	3.9	ns				
t_{RD3}	FO = 3 Routing Delay	2.3	2.7	3.0	3.6	5.0	ns				
t_{RD4}	FO = 4 Routing Delay	2.9	3.3	3.7	4.4	6.1	ns				
t_{RD8}	FO = 8 Routing Delay	4.9	5.7	6.5	7.6	10.6	ns				
Logic Module Sequential Timing²											
t_{SUD}	Flip-Flop (Latch) Data Input Set-Up	3.1	3.5	4.0	4.7	6.6	ns				
t_{HD}^3	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns				
t_{SUENA}	Flip-Flop (Latch) Enable Set-Up	3.1	3.5	4.0	4.7	6.6	ns				
t_{HEN}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t_{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.8	4.3	5.0	7.0	ns				
t_{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	3.3	3.8	4.3	5.0	7.0	ns				
t_A	Flip-Flop Clock Input Period	4.8	5.6	6.3	7.5	10.4	ns				
f_{MAX}	Flip-Flop (Latch) Clock Frequency (FO = 128)	181	168	154	134	80	MHz				

Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		0.7		0.8		0.9		1.1		1.5 ns
t _{INYL}	Pad-to-Y LOW		0.6		0.7		0.8		1.0		1.3 ns
Input Module Predicted Routing Delays¹											
t _{IRD1}	FO = 1 Routing Delay		2.1		2.4		2.2		3.2		4.5 ns
t _{IRD2}	FO = 2 Routing Delay		2.6		3.0		3.4		4.0		5.6 ns
t _{IRD3}	FO = 3 Routing Delay		3.1		3.6		4.1		4.8		6.7 ns
t _{IRD4}	FO = 4 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t _{IRD8}	FO = 8 Routing Delay		5.7		6.6		7.5		8.8		12.4 ns
Global Clock Network											
t _{CKH}	Input Low to HIGH	FO = 16	4.6		5.3		6.0		7.0		9.8 ns
		FO = 128	4.6		5.3		6.0		7.0		9.8
t _{CKL}	Input High to LOW	FO = 16	4.8		5.6		6.3		7.4		10.4 ns
		FO = 128	4.8		5.6		6.3		7.4		10.4
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	2.2		2.6		2.9		3.4		4.8 ns
		FO = 128	2.4		2.7		3.1		3.6		5.1
t _{PWL}	Minimum Pulse Width LOW	FO = 16	2.2		2.6		2.9		3.4		4.8 ns
		FO = 128	2.4		2.7		3.01		3.6		5.1
t _{CKSW}	Maximum Skew	FO = 16	0.4		0.5		0.5		0.6		0.8 ns
		FO = 128	0.5		0.6		0.7		0.8		1.2
t _P	Minimum Period	FO = 16	4.7		5.4		6.1		7.2		10.0 ns
		FO = 128	4.8		5.6		6.3		7.5		10.4
f _{MAX}	Maximum Frequency	FO = 16	188		175		160		139		83 MHz
		FO = 128	181		168		154		134		80

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _P Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1	ns
	FO = 128	6.8		7.8		8.9		10.4		14.6	
f _{MAX} Maximum Frequency	FO = 16		113		105		96		83		50 MHz
	FO = 128		109		101		92		80		48
TTL Output Module Timing⁴											
t _{DLH} Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0 ns
t _{DHL} Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0 ns
t _{ENZH} Enable Pad Z to HIGH			5.2		6.0		6.8		8.1		11.3 ns
t _{ENZL} Enable Pad Z to LOW			6.6		7.6		8.6		10.1		14.1 ns
t _{ENHZ} Enable Pad HIGH to Z			11.1		12.8		14.5		17.1		23.9 ns
t _{ENLZ} Enable Pad LOW to Z			8.2		9.5		10.7		12.6		17.7 ns
d _{TLH} Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL} Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08 ns/pF

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Logic Module Sequential Timing^{3,4}											
t _{CO}	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t _{INGO}	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t _{ILA}	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays²												
t _{IRD1}	FO = 1 Routing Delay			2.6		2.9		3.2		3.8		5.3 ns
t _{IRD2}	FO = 2 Routing Delay			2.9		3.2		3.6		4.3		6.0 ns
t _{IRD3}	FO = 3 Routing Delay			3.2		3.6		4.0		4.8		6.6 ns
t _{IRD4}	FO = 4 Routing Delay			3.5		3.9		4.4		5.2		7.3 ns
t _{IRD8}	FO = 8 Routing Delay			4.8		5.3		6.1		7.1		10.0 ns
Global Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 32		4.4		4.8		5.5		6.5		9.1 ns
		FO = 486		4.8		5.3		6.0		7.1		10.0 ns
t _{CKL}	Input HIGH to LOW	FO = 32		5.1		5.7		6.4		7.6		10.6 ns
		FO = 486		6.0		6.6		7.5		8.8		12.4 ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	3.0		3.3		3.8		4.5		6.3	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32	3.0		3.4		3.8		4.5		6.3	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t _{CKSW}	Maximum Skew	FO = 32		0.8		0.8		1.0		1.1		1.6 ns
		FO = 486		0.8		0.8		1.0		1.1		1.6 ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		0.0	ns
		FO = 486	0.0		0.0		0.0		0.0		0.0	ns
TTL Output Module Timing⁵												
t _{DLH}	Data-to-Pad HIGH			3.4		3.8		4.3		5.0		7.1 ns
t _{DHL}	Data-to-Pad LOW			4.0		4.4		5.0		5.9		8.3 ns
t _{ENZH}	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4 ns
t _{ENZL}	Enable Pad Z to LOW			3.9		4.4		5.0		5.8		8.2 ns
t _{ENHZ}	Enable Pad HIGH to Z			7.2		8.0		9.1		10.7		14.9 ns
t _{ENLZ}	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9 ns
t _{GLH}	G-to-Pad HIGH			4.8		5.3		6.0		7.2		10.0 ns
t _{GHL}	G-to-Pad LOW			4.8		5.3		6.0		7.2		10.0 ns
t _{LSU}	I/O Latch Output Set-Up			0.7		0.7		0.8		1.0		1.4 ns

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.5		3.9		4.5		5.2		7.3 ns
t _{DHL}	Data-to-Pad LOW		2.5		2.7		3.1		3.6		5.1 ns
t _{ENZH}	Enable Pad Z to HIGH		2.7		3.0		3.3		3.9		5.5 ns
t _{ENZL}	Enable Pad Z to LOW		2.9		3.3		3.7		4.3		6.1 ns
t _{ENHZ}	Enable Pad HIGH to Z		5.3		5.8		6.6		7.8		10.9 ns
t _{ENLZ}	Enable Pad LOW to Z		4.9		5.5		6.2		7.3		10.2 ns
t _{GLH}	G-to-Pad HIGH		5.0		5.6		6.3		7.5		10.4 ns
t _{GHL}	G-to-Pad LOW		5.0		5.6		6.3		7.5		10.4 ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.7		6.3		7.1		8.4		11.8 ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.8		8.6		9.8		11.5		16.1 ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.07		0.08		0.09		0.10		0.14 ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.07		0.08		0.09		0.10		0.14 ns/pF

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay	1.9		2.1		2.3		2.7		3.8	ns
t _{PDD}	Internal Decode Module Delay	2.2		2.5		2.8		3.3		4.7	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.3		1.5		1.7		2.0		2.7	ns
t _{RD2}	FO = 2 Routing Delay	1.8		2.0		2.3		2.7		3.7	ns
t _{RD3}	FO = 3 Routing Delay	2.3		2.5		2.8		3.4		4.7	ns
t _{RD4}	FO = 4 Routing Delay	2.8		3.1		3.5		4.1		5.7	ns

4 Package Pin Assignments

The following figures and tables give the details of the package pin assignments.

Figure 38 • PL44




Table 47 • PL44

PL44		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	I/O	I/O
3	VCC	VCC
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	GND	GND
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	VCC	VCC
15	I/O	I/O
16	VCC	VCC
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O

Table 50 • PQ 100

PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
19	VCC	V _{CC}		I/O	I/O
20	I/O	I/O		I/O	I/O
21	I/O	I/O		I/O	I/O
22	I/O	I/O	GND		GND
23	I/O	I/O		I/O	I/O
24	I/O	I/O		I/O	I/O
25	I/O	I/O		I/O	I/O
26	I/O	I/O		I/O	I/O
27	NC	NC		I/O	I/O
28	NC	NC		I/O	I/O
29	NC	NC		I/O	I/O
30	NC	NC		I/O	I/O
31	NC	I/O		I/O	I/O
32	NC	I/O		I/O	I/O
33	NC	I/O		I/O	I/O
34	I/O	I/O	GND		GND
35	I/O	I/O		I/O	I/O
36	GND	GND		I/O	I/O
37	GND	GND		I/O	I/O
38	I/O	I/O		I/O	I/O
39	I/O	I/O		I/O	I/O
40	I/O	I/O	VCCA		VCCA
41	I/O	I/O		I/O	I/O
42	I/O	I/O		I/O	I/O
43	VCC	VCC		I/O	I/O
44	VCC	VCC		I/O	I/O
45	I/O	I/O		I/O	I/O
46	I/O	I/O	GND		GND
47	I/O	I/O		I/O	I/O
48	NC	I/O		I/O	I/O
49	NC	I/O		I/O	I/O
50	NC	I/O		I/O	I/O
51	NC	NC		I/O	I/O
52	NC	NC	SDO, I/O		SDO, I/O
53	NC	NC		I/O	I/O
54	NC	NC		I/O	I/O
55	NC	NC		I/O	I/O

Table 52 • PQ160


PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	95	I/O	I/O	I/O
	96	I/O	I/O	WD, I/O
	97	I/O	I/O	I/O
	98	VCCA	VCCA	VCCA
	99	GND	GND	GND
	100	NC	I/O	I/O
	101	I/O	I/O	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	I/O	I/O	WD, I/O
	107	I/O	I/O	WD, I/O
	108	I/O	I/O	I/O
	109	GND	GND	GND
	110	NC	I/O	I/O
	111	I/O	I/O	WD, I/O
	112	I/O	I/O	WD, I/O
	113	I/O	I/O	I/O
	114	NC	VCCI	VCCI
	115	I/O	I/O	WD, I/O
	116	NC	I/O	WD, I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	TDI, I/O
	119	I/O	I/O	TMS, I/O
	120	GND	GND	GND
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	GND	GND	GND
	126	I/O	I/O	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	NC	I/O	I/O
	130	GND	GND	GND
	131	I/O	I/O	I/O

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	169	I/O	WD, I/O	WD, I/O
	170	I/O	I/O	I/O
	171	NC	I/O	QCLKD, I/O
	172	I/O	I/O	I/O
	173	I/O	I/O	I/O
	174	I/O	I/O	I/O
	175	I/O	I/O	I/O
	176	I/O	WD, I/O	WD, I/O
	177	I/O	WD, I/O	WD, I/O
	178	PRA, I/O	PRA, I/O	PRA, I/O
	179	I/O	I/O	I/O
	180	CLKA, I/O	CLKA, I/O	CLKA, I/O
	181	NC	I/O	I/O
	182	NC	VCCI	VCCI
	183	VCCA	VCCA	VCCA
	184	GND	GND	GND
	185	I/O	I/O	I/O
	186	CLKB, I/O	CLKB, I/O	CLKB, I/O
	187	I/O	I/O	I/O
	188	PRB, I/O	PRB, I/O	PRB, I/O
	189	I/O	I/O	I/O
	190	I/O	WD, I/O	WD, I/O
	191	I/O	WD, I/O	WD, I/O
	192	I/O	I/O	I/O
	193	NC	I/O	I/O
	194	NC	WD, I/O	WD, I/O
	195	NC	WD, I/O	WD, I/O
	196	I/O	I/O	QCLKC, I/O
	197	NC	I/O	I/O
	198	I/O	I/O	I/O
	199	I/O	I/O	I/O
	200	I/O	I/O	I/O
	201	NC	I/O	I/O
	202	VCCI	VCCI	VCCI
	203	I/O	WD, I/O	WD, I/O
	204	I/O	WD, I/O	WD, I/O
	205	I/O	I/O	I/O

Table 56 • VQ100

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
93	I/O	I/O
94	GND	GND
95	I/O	I/O
96	I/O	I/O
97	I/O	I/O
98	I/O	I/O
99	I/O	I/O
100	DCLK, I/O	DCLK, I/O

Figure 48 • TQ176**Table 57 • TQ176**

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	GND	GND	GND
2	MODE	MODE	MODE
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	NC	NC	I/O
9	I/O	I/O	I/O

Table 58 • CQ208


CQ208	
Pin Number	A42MX36 Function
148	I/O
149	I/O
150	GND
151	I/O
152	I/O
153	I/O
154	I/O
155	I/O
156	I/O
157	GND
158	I/O
159	SDI, I/O
160	I/O
161	WD, I/O
162	WD, I/O
163	I/O
164	VCCI
165	I/O
166	I/O
167	I/O
168	WD, I/O
169	WD, I/O
170	I/O
171	QCLKD, I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	WD, I/O
177	WD, I/O
178	PRA, I/O
179	I/O
180	CLKA, I/O
181	I/O
182	VCCI
183	VCCA
184	GND

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
170	VCCA
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	I/O
177	I/O
178	I/O
179	I/O
180	GND
181	I/O
182	I/O
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	MODE
189	VCCA
190	GND
191	NC
192	NC
193	NC
194	I/O
195	DCLK, I/O
196	I/O
197	I/O
198	I/O
199	WD, I/O
200	WD, I/O
201	VCCI
202	I/O
203	I/O
204	I/O
205	I/O
206	GND

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
244	WD, I/O
245	I/O
246	I/O
247	I/O
248	VCCI
249	I/O
250	WD, I/O
251	WD, I/O
252	I/O
253	SDI, I/O
254	I/O
255	GND
256	NC

Figure 51 • BG272**Table 60 • BG272**

BG272	
Pin Number	A42MX36 Function
A1	GND
A2	GND
A3	I/O
A4	WD, I/O
A5	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
T19	I/O
T20	I/O
U1	I/O
U2	I/O
U3	I/O
U4	I/O
U5	VCCI
U6	WD, I/O
U7	I/O
U8	I/O
U9	WD, I/O
U10	VCCA
U11	VCCI
U12	I/O
U13	I/O
U14	QCLKB, I/O
U15	I/O
U16	VCCI
U17	I/O
U18	GND
U19	I/O
U20	I/O
V1	I/O
V2	I/O
V3	GND
V4	GND
V5	I/O
V6	I/O
V7	I/O
V8	WD, I/O
V9	I/O
V10	I/O
V11	I/O
V12	I/O
V13	WD, I/O
V14	I/O
V15	WD, I/O

Table 62 • CQ172

138	I/O
139	I/O
140	I/O
141	GND
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	PROBA
149	I/O
150	CLKA
151	VCC
152	GND
153	I/O
154	CLKB
155	I/O
156	PROBB
157	I/O
158	I/O
159	I/O
160	I/O
161	GND
162	I/O
163	I/O
164	I/O
165	I/O
166	VCCI
167	I/O
168	I/O
169	I/O
170	I/O
171	DCLK