



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	150
Number of Gates	36000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx24-tqg176m

3.2.3.3 Antifuse Structures

An antifuse is a “normally open” structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Figure 7 • MX Routing Structure



3.2.4 Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following (Figure 8, page 11):

- Externally from the CLKA pad, using CLKBUF buffer
- Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer
- Internally from the CLKINTB input, using CLKINT buffer

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 9, page 11). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.

3.4.9 JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting **Tools > Device Selection**. This brings up the Device Selection dialog box as shown in the following figure. The JTAG test logic circuit can be enabled by clicking the “Reserve JTAG Pins” check box. The following table explains the pins’ behavior in either mode.

Figure 15 • Device Selection Wizard

Table 11 • Boundary Scan Pin Configuration and Functionality

Reserve JTAG	Checked	Unchecked
TCK	BST input; must be terminated to logical HIGH or LOW to avoid floating	User I/O
TDI, TMS	BST input; may float or be tied to HIGH	User I/O
TDO	BST output; may float or be connected to TDI of another device	User I/O

3.4.10 TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

3.4.11 Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, see the *BSDL Files Format Description* application note.

BSDL files are grouped into two categories - generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs or inouts.

Generic files for MX devices are available on the Microsemi SoC Product Group's website:

<http://www.microsemi.com/soc/techdocs/models/bsdl.html>.

3.5 Development Tool Support

The MX family of FPGAs is fully supported by Libero® Integrated Design Environment (IDE). Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes SynplifyPro from Synopsys, ModelSim® HDL Simulator from Mentor Graphics® and Viewdraw.

Libero IDE includes place-and-route and provides a comprehensive suite of backend support tools for FPGA development, including timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor.

A sample calculation of the absolute maximum power dissipation allowed for a TQ176 package at commercial temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (\text{°C}) - \text{Max} \cdot \text{ambient temp} \cdot (\text{°C})}{\theta_{ja}(\text{°C/W})} = \frac{150\text{°C} - 70\text{°C}}{(28\text{°C})/\text{W}} = 2.86\text{W}$$

EQ 5


The maximum power dissipation for military-grade devices is a function of θ_{jc} . A sample calculation of the absolute maximum power dissipation allowed for CQFP 208-pin package at military temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (\text{°C}) - \text{Max} \cdot \text{ambient temp} \cdot (\text{°C})}{\theta_{jc}(\text{°C/W})} = \frac{150\text{°C} - 125\text{°C}}{(6.3\text{°C})/\text{W}} = 3.97\text{W}$$

EQ 6

Table 27 • Package Thermal Characteristics

Plastic Packages	Pin Count	θ_{jc}	θ_{ja}			Units
			Still Air	1.0 m/s 200 ft/min.	2.5 m/s 500 ft/min.	
Plastic Quad Flat Pack	100	12.0	27.8	23.4	21.2	°C/W
Plastic Quad Flat Pack	144	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	160	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	208	8.0	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack	240	8.5	25.6	22.3	20.8	°C/W
Plastic Leaded Chip Carrier	44	16.0	20.0	24.5	22.0	°C/W
Plastic Leaded Chip Carrier	68	13.0	25.0	21.0	19.4	°C/W
Plastic Leaded Chip Carrier	84	12.0	22.5	18.9	17.6	°C/W
Thin Plastic Quad Flat Pack	176	11.0	24.7	19.9	18.0	°C/W
Very Thin Plastic Quad Flat Pack	80	12.0	38.2	31.9	29.4	°C/W
Very Thin Plastic Quad Flat Pack	100	10.0	35.3	29.4	27.1	°C/W
Plastic Ball Grid Array	272	3.0	18.3	14.9	13.9	°C/W
Ceramic Packages						
Ceramic Pin Grid Array	132	4.8	25.0	20.6	18.7	°C/W
Ceramic Quad Flat Pack	208	2.0	22.0	19.8	18.0	°C/W
Ceramic Quad Flat Pack	256	2.0	20.0	16.5	15.0	°C/W

Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)

Note: 1. Load-dependent

Note: 2. Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions

Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH		0.7		0.8		0.9		1.1		1.5 ns
t _{INYL}	Pad-to-Y LOW		0.6		0.7		0.8		1.0		1.3 ns
Input Module Predicted Routing Delays¹											
t _{IRD1}	FO = 1 Routing Delay		2.1		2.4		2.2		3.2		4.5 ns
t _{IRD2}	FO = 2 Routing Delay		2.6		3.0		3.4		4.0		5.6 ns
t _{IRD3}	FO = 3 Routing Delay		3.1		3.6		4.1		4.8		6.7 ns
t _{IRD4}	FO = 4 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t _{IRD8}	FO = 8 Routing Delay		5.7		6.6		7.5		8.8		12.4 ns
Global Clock Network											
t _{CKH}	Input Low to HIGH	FO = 16	4.6		5.3		6.0		7.0		9.8 ns
		FO = 128	4.6		5.3		6.0		7.0		9.8
t _{CKL}	Input High to LOW	FO = 16	4.8		5.6		6.3		7.4		10.4 ns
		FO = 128	4.8		5.6		6.3		7.4		10.4
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	2.2		2.6		2.9		3.4		4.8 ns
		FO = 128	2.4		2.7		3.1		3.6		5.1
t _{PWL}	Minimum Pulse Width LOW	FO = 16	2.2		2.6		2.9		3.4		4.8 ns
		FO = 128	2.4		2.7		3.01		3.6		5.1
t _{CKSW}	Maximum Skew	FO = 16	0.4		0.5		0.5		0.6		0.8 ns
		FO = 128	0.5		0.6		0.7		0.8		1.2
t _P	Minimum Period	FO = 16	4.7		5.4		6.1		7.2		10.0 ns
		FO = 128	4.8		5.6		6.3		7.5		10.4
f _{MAX}	Maximum Frequency	FO = 16	188		175		160		139		83 MHz
		FO = 128	181		168		154		134		80

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _P Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1	ns
	FO = 128	6.8		7.8		8.9		10.4		14.6	
f _{MAX} Maximum Frequency	FO = 16		113		105		96		83		50 MHz
	FO = 128		109		101		92		80		48
TTL Output Module Timing⁴											
t _{DLH} Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0 ns
t _{DHL} Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0 ns
t _{ENZH} Enable Pad Z to HIGH			5.2		6.0		6.8		8.1		11.3 ns
t _{ENZL} Enable Pad Z to LOW			6.6		7.6		8.6		10.1		14.1 ns
t _{ENHZ} Enable Pad HIGH to Z			11.1		12.8		14.5		17.1		23.9 ns
t _{ENLZ} Enable Pad LOW to Z			8.2		9.5		10.7		12.6		17.7 ns
d _{TLH} Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL} Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08 ns/pF

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵											
t _{DH}	Data-to-Pad HIGH	2.5	2.7	3.1	3.6	5.1	ns				
t _{DHL}	Data-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t _{ENZH}	Enable Pad Z to HIGH	2.6	2.9	3.3	3.9	5.5	ns				
t _{ENZL}	Enable Pad Z to LOW	2.9	3.2	3.7	4.3	6.1	ns				
t _{ENHZ}	Enable Pad HIGH to Z	4.9	5.4	6.2	7.3	10.2	ns				
t _{ENLZ}	Enable Pad LOW to Z	5.3	5.9	6.7	7.9	11.1	ns				
t _{GLH}	G-to-Pad HIGH	2.6	2.9	3.3	3.8	5.3	ns				
t _{GHL}	G-to-Pad LOW	2.6	2.9	3.3	3.8	5.3	ns				
t _{LSU}	I/O Latch Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t _{LH}	I/O Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.2	5.8	6.6	7.7	10.8	ns				
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	7.4	8.2	9.3	10.9	15.3	ns				
d _{TLH}	Capacity Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d _{THL}	Capacity Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Input Module Propagation Delays											
t _{INYH}	Pad-to-Y HIGH			1.5	1.6	1.8		2.17		3.0	ns
t _{INYL}	Pad-to-Y LOW			1.2	1.3	1.4		1.7		2.4	ns
t _{INGH}	G to Y HIGH			1.8	2.0	2.3		2.7		3.7	ns
t _{INGL}	G to Y LOW			1.8	2.0	2.3		2.7		3.7	ns
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay			2.8	3.2	3.6		4.2		5.9	ns
t _{IRD2}	FO = 2 Routing Delay			3.2	3.5	4.0		4.7		6.6	ns
t _{IRD3}	FO = 3 Routing Delay			3.5	3.9	4.4		5.2		7.3	ns
t _{IRD4}	FO = 4 Routing Delay			3.9	4.3	4.9		5.7		8.0	ns
t _{IRD8}	FO = 8 Routing Delay			5.2	5.8	6.6		7.7		10.8	ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32		4.1	4.5	5.1		6.0		8.4	ns
		FO = 256		4.5	5.0	5.6		6.7		9.3	ns
t _{CKL}	Input HIGH to LOW	FO = 32		5.0	5.5	6.2		7.3		10.2	ns
		FO = 256		5.4	6.0	6.8		8.0		11.2	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	1.7	1.9	2.1	2.5		3.5		ns	
		FO = 256	1.9	2.1	2.3	2.7		3.8		ns	
t _{PWL}	Minimum Pulse Width LOW	FO = 32	1.7	1.9	2.1	2.5		3.5		ns	
		FO = 256	1.9	2.1	2.3	2.7		3.8		ns	
t _{CKSW}	Maximum Skew	FO = 32		0.4	0.5	0.5		0.6		0.9	ns
		FO = 256		0.4	0.5	0.5		0.6		0.9	ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0		0.0		0.0	ns
		FO = 256	0.0	0.0	0.0	0.0		0.0		0.0	ns
t _{HEXT}	Input Latch External Hold	FO = 32	3.3	3.7	4.2	4.9		6.9		ns	
		FO = 256	3.7	4.1	4.6	5.5		7.6		ns	
t _P	Minimum Period	FO = 32	5.6	6.2	6.7	7.8		12.9		ns	
		FO = 256	6.1	6.8	7.4	8.5		14.2		ns	
f _{MAX}	Maximum Frequency	FO = 32	177	161	148	129		77		MHz	
		FO = 256	161	146	135	117		70		MHz	

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Sequential Timing^{3, 4}											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	0.5	0.5	0.6	0.7	0.9					ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0					ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	1.0	1.1	1.2	1.4	2.0					ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0					ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	4.8	5.3	6.0	7.1	9.9					ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	6.2	6.9	7.9	9.2	12.9					ns
t _A	Flip-Flop Clock Input Period	9.5	10.6	12.0	14.1	19.8					ns
t _{IINH}	Input Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t _{INSU}	Input Buffer Latch Set-Up	0.7	0.8	0.9	1.01	1.4					ns
t _{OUTH}	Output Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.7	0.8	0.89	1.01	1.4					ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency	129	117	108	94	56	MHz				
Input Module Propagation Delays											
t _{IINYH}	Pad-to-Y HIGH	1.5	1.6	1.9	2.2	3.1	ns				
t _{IINYL}	Pad-to-Y LOW	1.1	1.3	1.4	1.7	2.4	ns				
t _{INGH}	G to Y HIGH	2.0	2.2	2.5	2.9	4.1	ns				
t _{INGL}	G to Y LOW	2.0	2.2	2.5	2.9	4.1	ns				
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay	2.6	2.9	3.2	3.8	5.3	ns				
t _{IRD2}	FO = 2 Routing Delay	2.9	3.2	3.7	4.3	6.1	ns				
t _{IRD3}	FO = 3 Routing Delay	3.3	3.6	4.1	4.9	6.8	ns				
t _{IRD4}	FO = 4 Routing Delay	3.6	4.0	4.6	5.4	7.6	ns				
t _{IRD8}	FO = 8 Routing Delay	5.1	5.6	6.4	7.5	10.5	ns				
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	4.4	4.8	5.5	6.5	9.0	ns			
		FO = 384	4.8	5.3	6.0	7.1	9.9	ns			
t _{CKL}	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns			
		FO = 384	6.2	6.9	7.9	9.2	12.9	ns			
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	5.7	6.3	7.1	8.4	11.8	ns			
		FO = 384	6.6	7.4	8.3	9.8	13.7	ns			

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵ (Continued)											
t _{ENLZ}	Enable Pad LOW to Z	4.9	5.5	6.2	7.3	10.2	ns				
t _{GLH}	G-to-Pad HIGH	2.9	3.3	3.7	4.4	6.1	ns				
t _{GHL}	G-to-Pad LOW	2.9	3.3	3.7	4.4	6.1	ns				
t _{LSU}	I/O Latch Output Set-Up	0.5	0.5	0.6	0.7	1.0	ns				
t _{LH}	I/O Latch Output Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O	5.7	6.3	7.1	8.4	11.8	ns				
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O	7.8	8.6	9.8	11.5	16.1	ns				
d _{TLH}	Capacitive Loading, LOW to HIGH	0.07	0.08	0.09	0.10	0.14	ns/pF				
d _{THL}	Capacitive Loading, HIGH to LOW	0.07	0.08	0.09	0.10	0.14	ns/pF				

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.9		12.1		13.7		16.1		22.5 ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.10		0.11		0.12		0.14		0.20 ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.10		0.11		0.12		0.14		0.20 ns/pF
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		4.9		5.5		6.2		7.3		10.3 ns
t _{DHL}	Data-to-Pad LOW		3.4		3.8		4.3		5.1		7.1 ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.1		4.7		5.5		7.7 ns
t _{ENZL}	Enable Pad Z to LOW		4.1		4.6		5.2		6.1		8.5 ns
t _{ENHZ}	Enable Pad HIGH to Z		7.4		8.2		9.3		10.9		15.3 ns
t _{ENLZ}	Enable Pad LOW to Z		6.9		7.6		8.7		10.2		14.3 ns
t _{GLH}	G-to-Pad HIGH		7.0		7.8		8.9		10.4		14.6 ns
t _{GHL}	G-to-Pad LOW		7.0		7.8		8.9		10.4		14.6 ns
t _{LSU}	I/O Latch Set-Up		0.7		0.7		0.8		1.0		1.4 ns
t _{LH}	I/O Latch Hold		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9		8.8		10.0		11.8		16.5 ns

- For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.*
- Delays based on 35 pF loading.

3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK, I/O Diagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.


GND, Ground

Input LOW supply voltage.

I/O, Input/Output

Table 49 • PL84

PL84	Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
84	I/O	VCCA	VCCA	VCCA	VCCA

Figure 41 • PQ100**Table 50 • PQ 100**

PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
1	NC	NC	I/O	I/O	
2	NC	NC	DCLK, I/O	DCLK, I/O	
3	NC	NC	I/O	I/O	
4	NC	NC	MODE	MODE	
5	NC	NC	I/O	I/O	
6	PRB, I/O	PRB, I/O	I/O	I/O	
7	I/O	I/O	I/O	I/O	
8	I/O	I/O	I/O	I/O	
9	I/O	I/O	GND	GND	
10	I/O	I/O	I/O	I/O	
11	I/O	I/O	I/O	I/O	
12	I/O	I/O	I/O	I/O	
13	GND	GND	I/O	I/O	
14	I/O	I/O	I/O	I/O	
15	I/O	I/O	I/O	I/O	
16	I/O	I/O	VCCA	VCCA	
17	I/O	I/O	VCCI	VCCI	
18	I/O	I/O	I/O	I/O	

Table 50 • PQ 100

PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
56	VCC	VCC	I/O	I/O	
57	I/O	I/O	GND	GND	
58	I/O	I/O	I/O	I/O	
59	I/O	I/O	I/O	I/O	
60	I/O	I/O	I/O	I/O	
61	I/O	I/O	I/O	I/O	
62	I/O	I/O	I/O	I/O	
63	GND	GND	I/O	I/O	
64	I/O	I/O	LP	LP	
65	I/O	I/O	VCCA	VCCA	
66	I/O	I/O	VCCI	VCCI	
67	I/O	I/O	VCCA	VCCA	
68	I/O	I/O	I/O	I/O	
69	VCC	VCC	I/O	I/O	
70	I/O	I/O	I/O	I/O	
71	I/O	I/O	I/O	I/O	
72	I/O	I/O	GND	GND	
73	I/O	I/O	I/O	I/O	
74	I/O	I/O	I/O	I/O	
75	I/O	I/O	I/O	I/O	
76	I/O	I/O	I/O	I/O	
77	NC	NC	I/O	I/O	
78	NC	NC	I/O	I/O	
79	NC	NC	SDI, I/O	SDI, I/O	
80	NC	I/O	I/O	I/O	
81	NC	I/O	I/O	I/O	
82	NC	I/O	I/O	I/O	
83	I/O	I/O	I/O	I/O	
84	I/O	I/O	GND	GND	
85	I/O	I/O	I/O	I/O	
86	GND	GND	I/O	I/O	
87	GND	GND	PRA, I/O	PRA, I/O	
88	I/O	I/O	I/O	I/O	
89	I/O	I/O	CLKA, I/O	CLKA, I/O	
90	CLK, I/O	CLK, I/O	VCCA	VCCA	
91	I/O	I/O	I/O	I/O	
92	MODE	MODE	CLKB, I/O	CLKB, I/O	

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
52	VCCI
53	I/O
54	WD, I/O
55	WD, I/O
56	I/O
57	SDI, I/O
58	I/O
59	VCCA
60	GND
61	GND
62	I/O
63	I/O
64	I/O
65	I/O
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	VCCI
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	VCCA
86	I/O
87	I/O
88	VCCA

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	121	NC	NC	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	NC	I/O	I/O
	126	NC	NC	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	I/O	I/O	I/O
	130	I/O	I/O	I/O
	131	I/O	I/O	I/O
	132	I/O	I/O	I/O
	133	GND	GND	GND
	134	I/O	I/O	I/O
	135	SDI, I/O	SDI, I/O	SDI, I/O
	136	NC	I/O	I/O
	137	I/O	I/O	WD, I/O
	138	I/O	I/O	WD, I/O
	139	I/O	I/O	I/O
	140	NC	VCCI	VCCI
	141	I/O	I/O	I/O
	142	I/O	I/O	I/O
	143	NC	I/O	I/O
	144	NC	I/O	WD, I/O
	145	NC	NC	WD, I/O
	146	I/O	I/O	I/O
	147	NC	I/O	I/O
	148	I/O	I/O	I/O
	149	I/O	I/O	I/O
	150	I/O	I/O	WD, I/O
	151	NC	I/O	WD, I/O
	152	PRA, I/O	PRA, I/O	PRA, I/O
	153	I/O	I/O	I/O
	154	CLKA, I/O	CLKA, I/O	CLKA, I/O
	155	VCCA	VCCA	VCCA
	156	GND	GND	GND
	157	I/O	I/O	I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
1	GND
2	VCCA
3	MODE
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	I/O
11	I/O
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	VCCA
18	I/O
19	I/O
20	I/O
21	I/O
22	GND
23	I/O
24	I/O
25	I/O
26	I/O
27	GND
28	VCCI
29	VCCA
30	I/O
31	I/O
32	VCCA
33	I/O
34	I/O
35	I/O
36	I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
74	I/O
75	I/O
76	I/O
77	I/O
78	GND
79	VCCA
80	VCCI
81	I/O
82	I/O
83	I/O
84	I/O
85	WD, I/O
86	WD, I/O
87	I/O
88	I/O
89	I/O
90	I/O
91	QCLKB, I/O
92	I/O
93	WD, I/O
94	WD, I/O
95	I/O
96	I/O
97	I/O
98	VCCI
99	I/O
100	WD, I/O
101	WD, I/O
102	I/O
103	TDO, I/O
104	I/O
105	GND
106	VCCA
107	I/O
108	I/O
109	I/O
110	I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	I/O
123	I/O
124	I/O
125	I/O
126	GND
127	I/O
128	TCK, I/O
129	LP
130	VCCA
131	GND
132	VCCI
133	VCCA
134	I/O
135	I/O
136	VCCA
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
148	I/O
149	I/O
150	GND
151	I/O
152	I/O
153	I/O
154	I/O
155	I/O
156	I/O
157	GND
158	I/O
159	SDI, I/O
160	I/O
161	WD, I/O
162	WD, I/O
163	I/O
164	VCCI
165	I/O
166	I/O
167	I/O
168	WD, I/O
169	WD, I/O
170	I/O
171	QCLKD, I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	WD, I/O
177	WD, I/O
178	PRA, I/O
179	I/O
180	CLKA, I/O
181	I/O
182	VCCI
183	VCCA
184	GND

Table 62 • CQ172

21	I/O
22	GND
23	VCCI
24	VSV
25	I/O
26	I/O
27	VCC
28	I/O
29	I/O
30	I/O
31	I/O
32	GND
33	I/O
34	I/O
35	I/O
36	I/O
37	GND
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	BININ
45	BINOUT
46	I/O
47	I/O
48	I/O
49	I/O
50	VCCI
51	I/O
52	I/O
53	I/O
54	I/O
55	GND
56	I/O
57	I/O
58	I/O
59	I/O