

Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	2560
Number of I/O	202
Number of Gates	54000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	272-BBGA
Supplier Device Package	272-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx36-2bgg272i">https://www.e-xfl.com/product-detail/microchip-technology/a42mx36-2bgg272i</a>

# Figures

---

Figure 1	Ordering Information . . . . .	3
Figure 2	42MX C-Module Implementation . . . . .	7
Figure 3	42MX C-Module Implementation . . . . .	7
Figure 4	42MX S-Module Implementation . . . . .	8
Figure 5	A42MX24 and A42MX36 D-Module Implementation . . . . .	9
Figure 6	A42MX36 Dual-Port SRAM Block . . . . .	9
Figure 7	MX Routing Structure . . . . .	10
Figure 8	Clock Networks of 42MX Devices . . . . .	11
Figure 9	Quadrant Clock Network of A42MX36 Devices . . . . .	11
Figure 10	42MX I/O Module . . . . .	12
Figure 11	PCI Output Structure of A42MX24 and A42MX36 Devices . . . . .	12
Figure 12	Silicon Explorer II Setup with 40MX . . . . .	16
Figure 13	Silicon Explorer II Setup with 42MX . . . . .	17
Figure 14	42MX IEEE 1149.1 Boundary Scan Circuitry . . . . .	18
Figure 15	Device Selection Wizard . . . . .	19
Figure 16	Typical Output Drive Characteristics (Based Upon Measured Data) . . . . .	28
Figure 17	40MX Timing Model* . . . . .	30
Figure 18	42MX Timing Model . . . . .	30
Figure 19	42MX Timing Model (Logic Functions Using Quadrant Clocks) . . . . .	31
Figure 20	42MX Timing Model (SRAM Functions) . . . . .	32
Figure 21	Output Buffer Delays . . . . .	32
Figure 22	AC Test Loads . . . . .	33
Figure 23	Input Buffer Delays . . . . .	33
Figure 24	Module Delays . . . . .	33
Figure 25	Flip-Flops and Latches . . . . .	34
Figure 26	Input Buffer Latches . . . . .	34
Figure 27	Output Buffer Latches . . . . .	35
Figure 28	Decode Module Timing . . . . .	35
Figure 29	SRAM Timing Characteristics . . . . .	35
Figure 30	42MX SRAM Write Operation . . . . .	36
Figure 31	42MX SRAM Synchronous Read Operation . . . . .	36
Figure 32	42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled) . . . . .	36
Figure 33	42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled) . . . . .	37
Figure 34	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$ , $VCCA = 5.0\text{ V}$ ) . . . . .	38
Figure 35	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$ , $VCC = 5.0\text{ V}$ ) . . . . .	39
Figure 36	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$ , $VCCA = 3.3\text{ V}$ ) . . . . .	39
Figure 37	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$ , $VCC = 3.3\text{ V}$ ) . . . . .	40
Figure 38	PL44 . . . . .	86
Figure 39	PL68 . . . . .	88
Figure 40	PL84 . . . . .	90
Figure 41	PQ100 . . . . .	93
Figure 42	PQ144 . . . . .	97
Figure 43	PQ160 . . . . .	102
Figure 44	PQ208 . . . . .	107
Figure 45	PQ240 . . . . .	113
Figure 46	VQ80 . . . . .	120
Figure 47	VQ100 . . . . .	123
Figure 48	TQ176 . . . . .	126
Figure 49	CQ208 . . . . .	131
Figure 50	CQ256 . . . . .	138

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

## 1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

## 1.3 Revision 13.0

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

## 1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096)
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

## 1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

## 1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)

### 3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

**Table 25 • DC Specification (3.3 V PCI Signaling)<sup>1</sup>**

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
VCCI	Supply Voltage for I/Os		3.0	3.6	3.0	3.6 <sup>2</sup>	V
VIH	Input High Voltage		0.5	VCC + 0.5	0.5	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
I <sub>IH</sub>	Input High Leakage Current	VIN = 2.7 V		70		10	µA
I <sub>IL</sub>	Input Leakage Current			-70		-10	µA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	0.9		3.3		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 3 mA, 6 mA	0.1		0.1 VCCI		V
C <sub>IN</sub>	Input Pin Capacitance			10		10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12		10	pF
L <sub>PIN</sub>	Pin Inductance			20		< 8 nH <sup>3</sup>	nH

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.


2. Maximum rating for VCCI -0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

**Table 26 • AC Specifications for (3.3 V PCI Signaling)<sup>\*</sup>**


Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
I <sub>CL</sub>	Low Clamp Current	-5 < VIN ≤ -1	-25 + (VIN +1) /0.015		-60	-10	mA
Slew (r)	Output Rise Slew Rate	0.2 V to 0.6 V load	1		4	1.8	V/ns
Slew (f)	Output Fall Slew Rate	0.6 V to 0.2 V load	1		4	2.8	4.0
							V/ns

**Note:** \*PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

**Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)**


**Note:** 1. Load-dependent

**Note:** 2. Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions

**Figure 27 • Output Buffer Latches**


### 3.10.4 Decode Module Timing

The following figure shows decode module timing.

**Figure 28 • Decode Module Timing**

### 3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.

**Figure 29 • SRAM Timing Characteristics**

### 3.10.6 Dual-Port SRAM Timing Waveforms

The following figures show dual-port SRAM timing waveforms.

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
$t_{PWL}$	Minimum Pulse Width LOW	FO = 32	3.2	3.5	4.0	4.7	6.6	ns				
		FO = 384	3.7	4.1	4.6	5.4	7.6	ns				
$t_{CKSW}$	Maximum Skew	FO = 32		0.3	0.4	0.4	0.5	0.5	0.7	ns		
		FO = 384		0.3	0.4	0.4	0.5	0.5	0.7	ns		
$t_{SUEXT}$	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 384	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns		
$t_{HEXT}$	Input Latch External Hold	FO = 32	2.8	3.1	5.5	4.1	5.7	ns				
		FO = 384	3.2	3.5	4.0	4.7	6.6	ns				
$t_P$	Minimum Period	FO = 32	4.2	4.67	5.1	5.8	9.7	ns				
		FO = 384	4.6	5.1	5.6	6.4	10.7	ns				
$f_{MAX}$	Maximum Frequency	FO = 32		237	215	198	172	103	MHz			
		FO = 384		215	195	179	156	94	MHz			

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up	0.5	0.5	0.6	0.7	0.9					ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	1.0	1.1	1.2	1.4	2.0					ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.8	5.3	6.0	7.1	9.9					ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	6.2	6.9	7.9	9.2	12.9					ns
t <sub>A</sub>	Flip-Flop Clock Input Period	9.5	10.6	12.0	14.1	19.8					ns
t <sub>IINH</sub>	Input Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>INSU</sub>	Input Buffer Latch Set-Up	0.7	0.8	0.9	1.01	1.4					ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>OUTSU</sub>	Output Buffer Latch Set-Up	0.7	0.8	0.89	1.01	1.4					ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency	129	117	108	94	56	MHz				
<b>Input Module Propagation Delays</b>											
t <sub>IINYH</sub>	Pad-to-Y HIGH	1.5	1.6	1.9	2.2	3.1	ns				
t <sub>IINYL</sub>	Pad-to-Y LOW	1.1	1.3	1.4	1.7	2.4	ns				
t <sub>INGH</sub>	G to Y HIGH	2.0	2.2	2.5	2.9	4.1	ns				
t <sub>INGL</sub>	G to Y LOW	2.0	2.2	2.5	2.9	4.1	ns				
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay	2.6	2.9	3.2	3.8	5.3	ns				
t <sub>IRD2</sub>	FO = 2 Routing Delay	2.9	3.2	3.7	4.3	6.1	ns				
t <sub>IRD3</sub>	FO = 3 Routing Delay	3.3	3.6	4.1	4.9	6.8	ns				
t <sub>IRD4</sub>	FO = 4 Routing Delay	3.6	4.0	4.6	5.4	7.6	ns				
t <sub>IRD8</sub>	FO = 8 Routing Delay	5.1	5.6	6.4	7.5	10.5	ns				
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	4.4	4.8	5.5	6.5	9.0	ns			
		FO = 384	4.8	5.3	6.0	7.1	9.9	ns			
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns			
		FO = 384	6.2	6.9	7.9	9.2	12.9	ns			
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	5.7	6.3	7.1	8.4	11.8	ns			
		FO = 384	6.6	7.4	8.3	9.8	13.7	ns			

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### **TDI, I/OTest Data In**

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### **TDO, I/OTest Data Out**

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

#### **TMS, I/OTest Mode Select**

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a 10kΩ pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

#### **VCC, Supply Voltage**

Input supply voltage for 40MX devices

#### **VCCA, Supply Voltage**

Supply voltage for array in 42MX devices

#### **VCCI, Supply Voltage**

Supply voltage for I/Os in 42MX devices

#### **WD, IOWide Decode Output**

When a wide decode module is used in a 42MX device this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.

**Table 49 • PL84**

<b>PL84</b>	<b>Pin Number</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
47	I/O	I/O	I/O	I/O	WD, I/O
48	I/O	I/O	I/O	I/O	I/O
49	I/O	GND	GND	GND	GND
50	I/O	I/O	I/O	I/O	WD, I/O
51	I/O	I/O	I/O	I/O	WD, I/O
52	I/O	SDO, I/O	SDO, I/O	SDO, TDO, I/O	
53	I/O	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O	I/O
60	GND	I/O	I/O	I/O	I/O
61	GND	I/O	I/O	I/O	I/O
62	I/O	I/O	I/O	I/O	TCK, I/O
63	I/O	LP	LP	LP	LP
64	CLK, I/O	VCCA	VCCA	VCCA	VCCA
65	I/O	VCCI	VCCI	VCCI	VCCI
66	MODE	I/O	I/O	I/O	I/O
67	VCC	I/O	I/O	I/O	I/O
68	VCC	I/O	I/O	I/O	I/O
69	I/O	I/O	I/O	I/O	I/O
70	I/O	GND	GND	GND	GND
71	I/O	I/O	I/O	I/O	I/O
72	SDI, I/O	I/O	I/O	I/O	I/O
73	DCLK, I/O	I/O	I/O	I/O	I/O
74	PRA, I/O	I/O	I/O	I/O	I/O
75	PRB, I/O	I/O	I/O	I/O	I/O
76	I/O	SDI, I/O	SDI, I/O	SDI, I/O	SDI, I/O
77	I/O	I/O	I/O	I/O	I/O
78	I/O	I/O	I/O	I/O	WD, I/O
79	I/O	I/O	I/O	I/O	WD, I/O
80	I/O	I/O	I/O	I/O	WD, I/O
81	I/O	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O
82	GND	I/O	I/O	I/O	I/O
83	I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O

**Table 50 • PQ 100**

<b>PQ100</b>	<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>
19	VCC	V <sub>CC</sub>		I/O	I/O
20	I/O	I/O		I/O	I/O
21	I/O	I/O		I/O	I/O
22	I/O	I/O	GND		GND
23	I/O	I/O		I/O	I/O
24	I/O	I/O		I/O	I/O
25	I/O	I/O		I/O	I/O
26	I/O	I/O		I/O	I/O
27	NC	NC		I/O	I/O
28	NC	NC		I/O	I/O
29	NC	NC		I/O	I/O
30	NC	NC		I/O	I/O
31	NC	I/O		I/O	I/O
32	NC	I/O		I/O	I/O
33	NC	I/O		I/O	I/O
34	I/O	I/O	GND		GND
35	I/O	I/O		I/O	I/O
36	GND	GND		I/O	I/O
37	GND	GND		I/O	I/O
38	I/O	I/O		I/O	I/O
39	I/O	I/O		I/O	I/O
40	I/O	I/O	VCCA		VCCA
41	I/O	I/O		I/O	I/O
42	I/O	I/O		I/O	I/O
43	VCC	VCC		I/O	I/O
44	VCC	VCC		I/O	I/O
45	I/O	I/O		I/O	I/O
46	I/O	I/O	GND		GND
47	I/O	I/O		I/O	I/O
48	NC	I/O		I/O	I/O
49	NC	I/O		I/O	I/O
50	NC	I/O		I/O	I/O
51	NC	NC		I/O	I/O
52	NC	NC	SDO, I/O		SDO, I/O
53	NC	NC		I/O	I/O
54	NC	NC		I/O	I/O
55	NC	NC		I/O	I/O

**Table 53 • PQ208**


<b>PQ208</b>	<b>Pin Number</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>	<b>A42MX36 Function</b>
	21	I/O	I/O	I/O
	22	GND	GND	GND
	23	I/O	I/O	I/O
	24	I/O	I/O	I/O
	25	I/O	I/O	I/O
	26	I/O	I/O	I/O
	27	GND	GND	GND
	28	VCCI	VCCI	VCCI
	29	VCCA	VCCA	VCCA
	30	I/O	I/O	I/O
	31	I/O	I/O	I/O
	32	VCCA	VCCA	VCCA
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	I/O	I/O	I/O
	36	I/O	I/O	I/O
	37	I/O	I/O	I/O
	38	I/O	I/O	I/O
	39	I/O	I/O	I/O
	40	I/O	I/O	I/O
	41	NC	I/O	I/O
	42	NC	I/O	I/O
	43	NC	I/O	I/O
	44	I/O	I/O	I/O
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	I/O	I/O	I/O
	50	NC	I/O	I/O
	51	NC	I/O	I/O
	52	GND	GND	GND
	53	GND	GND	GND
	54	I/O	TMS, I/O	TMS, I/O
	55	I/O	TDI, I/O	TDI, I/O
	56	I/O	I/O	I/O
	57	I/O	WD, I/O	WD, I/O

**Table 53 • PQ208**

<b>PQ208</b>	<b>Pin Number</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>	<b>A42MX36 Function</b>
	58	I/O	WD, I/O	WD, I/O
	59	I/O	I/O	I/O
	60	VCCI	VCCI	VCCI
	61	NC	I/O	I/O
	62	NC	I/O	I/O
	63	I/O	I/O	I/O
	64	I/O	I/O	I/O
	65	I/O	I/O	QCLKA, I/O
	66	I/O	WD, I/O	WD, I/O
	67	NC	WD, I/O	WD, I/O
	68	NC	I/O	I/O
	69	I/O	I/O	I/O
	70	I/O	WD, I/O	WD, I/O
	71	I/O	WD, I/O	WD, I/O
	72	I/O	I/O	I/O
	73	I/O	I/O	I/O
	74	I/O	I/O	I/O
	75	I/O	I/O	I/O
	76	I/O	I/O	I/O
	77	I/O	I/O	I/O
	78	GND	GND	GND
	79	VCCA	VCCA	VCCA
	80	NC	VCCI	VCCI
	81	I/O	I/O	I/O
	82	I/O	I/O	I/O
	83	I/O	I/O	I/O
	84	I/O	I/O	I/O
	85	I/O	WD, I/O	WD, I/O
	86	I/O	WD, I/O	WD, I/O
	87	I/O	I/O	I/O
	88	I/O	I/O	I/O
	89	NC	I/O	I/O
	90	NC	I/O	I/O
	91	I/O	I/O	QCLKB, I/O
	92	I/O	I/O	I/O
	93	I/O	WD, I/O	WD, I/O
	94	I/O	WD, I/O	WD, I/O

**Table 53 • PQ208**

<b>PQ208</b>			
<b>Pin Number</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>	<b>A42MX36 Function</b>
206	I/O	I/O	I/O
207	DCLK, I/O	DCLK, I/O	DCLK, I/O
208	I/O	I/O	I/O

**Figure 45 • PQ240**

**Note:** This figure shows the 240-Pin PQFP Package top view.

**Table 54 • PQ240**

<b>PQ240</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
1	I/O
2	DCLK, I/O
3	I/O
4	I/O
5	I/O
6	WD, I/O
7	WD, I/O
8	VCCI
9	I/O
10	I/O
11	I/O
12	I/O
13	I/O
14	I/O

**Table 58 • CQ208**

<b>CQ208</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	I/O
123	I/O
124	I/O
125	I/O
126	GND
127	I/O
128	TCK, I/O
129	LP
130	VCCA
131	GND
132	VCCI
133	VCCA
134	I/O
135	I/O
136	VCCA
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
96	VCCA
97	GND
98	GND
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	WD, I/O
106	WD, I/O
107	I/O
108	I/O
109	WD, I/O
110	WD, I/O
111	I/O
112	QCLKA, I/O
113	I/O
114	GND
115	I/O
116	I/O
117	I/O
118	I/O
119	VCCI
120	I/O
121	WD, I/O
122	WD, I/O
123	I/O
124	I/O
125	I/O
126	I/O
127	GND
128	NC
129	NC
130	NC
131	GND
132	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
170	VCCA
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	I/O
177	I/O
178	I/O
179	I/O
180	GND
181	I/O
182	I/O
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	MODE
189	VCCA
190	GND
191	NC
192	NC
193	NC
194	I/O
195	DCLK, I/O
196	I/O
197	I/O
198	I/O
199	WD, I/O
200	WD, I/O
201	VCCI
202	I/O
203	I/O
204	I/O
205	I/O
206	GND

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
C3	GND
C4	I/O
C5	WD, I/O
C6	I/O
C7	QCLKC, I/O
C8	I/O
C9	I/O
C10	CLKB
C11	PRA, I/O
C12	WD, I/O
C13	I/O
C14	QCLKD, I/O
C15	I/O
C16	WD, I/O
C17	SDI, I/O
C18	I/O
C19	I/O
C20	I/O
D1	I/O
D2	I/O
D3	I/O
D4	I/O
D5	VCCI
D6	I/O
D7	I/O
D8	VCCA
D9	WD, I/O
D10	VCCI
D11	I/O
D12	VCCI
D13	I/O
D14	VCCI
D15	I/O
D16	VCCA
D17	GND
D18	I/O
D19	I/O

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
D20	I/O
E1	I/O
E2	I/O
E3	I/O
E4	VCCA
E17	VCCI
E18	I/O
E19	I/O
E20	I/O
F1	I/O
F2	I/O
F3	I/O
F4	VCCI
F17	I/O
F18	I/O
F19	I/O
F20	I/O
G1	I/O
G2	I/O
G3	I/O
G4	VCCI
G17	VCCI
G18	I/O
G19	I/O
G20	I/O
H1	I/O
H2	I/O
H3	I/O
H4	VCCA
H17	I/O
H18	I/O
H19	I/O
H20	I/O
J1	I/O
J2	I/O
J3	I/O
J4	VCCI

**Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
J9	GND
J10	GND
J11	GND
J12	GND
J17	VCCA
J18	I/O
J19	I/O
J20	I/O
K1	I/O
K2	I/O
K3	I/O
K4	VCCI
K9	GND
K10	GND
K11	GND
K12	GND
K17	I/O
K18	VCCA
K19	VCCA
K20	LP
L1	I/O
L2	I/O
L3	VCCA
L4	VCCA
L9	GND
L10	GND
L11	GND
L12	GND
L17	VCCI
L18	I/O
L19	I/O
L20	TCK, I/O
M1	I/O
M2	I/O
M3	I/O
M4	VCCI
M9	GND

**Table 61 • PG132**

<b>PG132</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
F2	I/O
F1	I/O
G1	I/O
G4	VSV
H1	I/O
H2	I/O
H3	I/O
H4	I/O
J1	I/O
K1	I/O
L1	I/O
K2	I/O
M1	I/O
K3	I/O
L2	I/O
N1	I/O
L3	BININ
M2	BINOUT
N2	I/O
M3	I/O
L4	I/O
N3	I/O
M4	I/O
N4	I/O
M5	I/O
K6	I/O
N5	I/O
N6	I/O
L6	I/O
M6	I/O
M7	I/O
N7	I/O
N8	I/O
M8	I/O
L8	I/O
K8	I/O
N9	I/O