

Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	2560
Number of I/O	202
Number of Gates	54000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	272-BBGA
Supplier Device Package	272-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a42mx36-bgg272

3. All outputs unloaded. All inputs = VCC/VCCI or GND

3.8 3.3 V Operating Conditions

The following table shows 3.3 V operating conditions.

Table 16 • Absolute Maximum Ratings for 40MX Devices*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC + 0.5	V
VO	Output Voltage	-0.5 to VCC + 0.5	V
t _{STG}	Storage Temperature	-65 to + 150	°C

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 17 • Absolute Maximum Ratings for 42MX Devices*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 18 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCC (40MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCA (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCI (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V

Note: *Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

All the following tables show various specifications and operating conditions of 40MX and 42MX FPGAs.

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)

		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
Parameter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.8	4.3	5.0	5.0	7.0	7.0	7.0	7.0	ns	
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	3.3	3.8	4.3	5.0	5.0	7.0	7.0	7.0	7.0	ns	
t _A	Flip-Flop Clock Input Period	4.8	5.6	6.3	7.5	7.5	10.4	10.4	10.4	10.4	ns	
f _{MAX}	Flip-Flop (Latch) Clock Frequency (FO = 128)		181	167	154	134	80	80	80	80	MHz	
Input Module Propagation Delays												
t _{INYH}	Pad-to-Y HIGH		0.7	0.8	0.9	1.1	1.5	1.5	1.5	1.5	ns	
t _{INYL}	Pad-to-Y LOW		0.6	0.7	0.8	1.0	1.3	1.3	1.3	1.3	ns	
Input Module Predicted Routing Delays¹												
t _{IRD1}	FO = 1 Routing Delay		2.1	2.4	2.2	3.2	4.5	4.5	4.5	4.5	ns	
t _{IRD2}	FO = 2 Routing Delay		2.6	3.0	3.4	4.0	5.6	5.6	5.6	5.6	ns	
t _{IRD3}	FO = 3 Routing Delay		3.1	3.6	4.1	4.8	6.7	6.7	6.7	6.7	ns	
t _{IRD4}	FO = 4 Routing Delay		3.6	4.2	4.8	5.6	7.8	7.8	7.8	7.8	ns	
t _{IRD8}	FO = 8 Routing Delay		5.7	6.6	7.5	8.8	12.4	12.4	12.4	12.4	ns	
Global Clock Network												
t _{CKH}	Input Low to HIGH	FO = 16	4.6	5.3	6.0	7.0	9.8	9.8	9.8	9.8	ns	
		FO = 128	4.6	5.3	6.0	7.0	9.8	9.8	9.8	9.8	ns	
t _{CKL}	Input High to LOW	FO = 16	4.8	5.6	6.3	7.4	10.4	10.4	10.4	10.4	ns	
		FO = 128	4.8	5.6	6.3	7.4	10.4	10.4	10.4	10.4	ns	
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	2.2	2.6	2.9	3.4	4.8	4.8	4.8	4.8	ns	
		FO = 128	2.4	2.7	3.1	3.6	5.1	5.1	5.1	5.1	ns	
t _{PWL}	Minimum Pulse Width LOW	FO = 16	2.2	2.6	2.9	3.4	4.8	4.8	4.8	4.8	ns	
		FO = 128	2.4	2.7	3.01	3.6	5.1	5.1	5.1	5.1	ns	
t _{CKSW}	Maximum Skew	FO = 16	0.4	0.5	0.5	0.6	0.8	0.8	0.8	0.8	ns	
		FO = 128	0.5	0.6	0.7	0.8	1.2	1.2	1.2	1.2	ns	
t _P	Minimum Period	FO = 16	4.7	5.4	6.1	7.2	10.0	10.0	10.0	10.0	ns	
		FO = 128	4.8	5.6	6.3	7.5	10.4	10.4	10.4	10.4	ns	
f _{MAX}	Maximum Frequency	FO = 16	188	175	160	139	83	83	83	83	MHz	
		FO = 128	181	168	154	134	80	80	80	80	ns	
TTL Output Module Timing⁴												
t _{DLH}	Data-to-Pad HIGH		3.3	3.8	4.3	5.1	7.2	7.2	7.2	7.2	ns	
t _{DHL}	Data-to-Pad LOW		4.0	4.6	5.2	6.1	8.6	8.6	8.6	8.6	ns	
t _{ENZH}	Enable Pad Z to HIGH		3.7	4.3	4.9	5.8	8.0	8.0	8.0	8.0	ns	
t _{ENZL}	Enable Pad Z to LOW		4.7	5.4	6.1	7.2	10.1	10.1	10.1	10.1	ns	
t _{ENHZ}	Enable Pad HIGH to Z		7.9	9.1	10.4	12.2	17.1	17.1	17.1	17.1	ns	

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, V_{CC} = 3.0 V, T_J = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays¹											
t _{IRD1}	FO = 1 Routing Delay		2.9		3.3		3.8		4.5		6.3 ns
t _{IRD2}	FO = 2 Routing Delay		3.6		4.2		4.8		5.6		7.8 ns
t _{IRD3}	FO = 3 Routing Delay		4.4		5.0		5.7		6.7		9.4 ns
t _{IRD4}	FO = 4 Routing Delay		5.1		5.9		6.7		7.8		11.0 ns
t _{IRD8}	FO = 8 Routing Delay		8.0		9.3		10.5		12.4		17.2 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 16	6.4		7.4		8.4		9.9		13.8 ns
		FO = 128	6.4		7.4		8.4		9.9		13.8
t _{CKL}	Input HIGH to LOW	FO = 16	6.8		7.8		8.9		10.4		14.6 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t _{PWL}	Minimum Pulse Width LOW	FO = 16	3.1		3.6		4.1		4.8		6.7 ns
		FO = 128	3.3		3.8		4.3		5.1		7.1
t _{CKSW}	Maximum Skew	FO = 16	0.6		0.6		0.7		0.8		1.2 ns
		FO = 128	0.8		0.9		1.0		1.2		1.6
t _P	Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1 ns
		FO = 128	6.8		7.8		8.9		10.4		14.6
f _{MAX}	Maximum Frequency	FO = 16	113		105		96		83		50 MHz
		FO = 128	109		101		92		80		48
TTL Output Module Timing⁴											
t _{D LH}	Data-to-Pad HIGH		4.7		5.4		6.1		7.2		10.0 ns
t _{D HL}	Data-to-Pad LOW		5.6		6.4		7.3		8.6		12.0 ns
t _{EN ZH}	Enable Pad Z to HIGH		5.2		6.0		6.9		8.1		11.3 ns
t _{EN LZ}	Enable Pad Z to LOW		6.6		7.6		8.6		10.1		14.1 ns
t _{EN HZ}	Enable Pad HIGH to Z		11.1		12.8		14.5		17.1		23.9 ns
t _{EN LZ}	Enable Pad LOW to Z		8.2		9.5		10.7		12.6		17.7 ns
d _{TLH}	Delta LOW to HIGH		0.03		0.03		0.04		0.04		0.06 ns/pF
d _{THL}	Delta HIGH to LOW		0.04		0.04		0.05		0.06		0.08 ns/pF

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PWL} Minimum Pulse Width LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns				
	FO = 384	6.2	6.9	7.9	9.2	12.9	ns				
t _{CKSW} Maximum Skew	FO = 32		0.5	0.5	0.6	0.7	1.0	ns			
	FO = 384		2.2	2.4	2.7	3.2	4.5	ns			
t _{SUEXT} Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns			
	FO = 384	0.0	0.0	0.0	0.0	0.0	0.0	ns			
t _{HEXT} Input Latch External Hold	FO = 32	3.9	4.3	4.9	5.7	8.0	ns				
	FO = 384	4.5	4.9	5.6	6.6	9.2	ns				
t _P Minimum Period	FO = 32	7.0	7.8	8.4	9.7	16.2	ns				
	FO = 384	7.7	8.6	9.3	10.7	17.8	ns				
f _{MAX} Maximum Frequency	FO = 32		142	129	119	103	62	MHz			
	FO = 384		129	117	108	94	56	MHz			
TTL Output Module Timing⁵											
t _{DLH} Data-to-Pad HIGH			3.5	3.9	4.4	5.2	7.3	ns			
t _{DHL} Data-to-Pad LOW			4.1	4.6	5.2	6.1	8.6	ns			
t _{ENZH} Enable Pad Z to HIGH			3.8	4.2	4.8	5.6	7.8	ns			
t _{ENZL} Enable Pad Z to LOW			4.2	4.6	5.3	6.2	8.7	ns			
t _{ENHZ} Enable Pad HIGH to Z			7.6	8.4	9.5	11.2	15.7	ns			
t _{ENLZ} Enable Pad LOW to Z			7.0	7.8	8.8	10.4	14.5	ns			
t _{GLH} G-to-Pad HIGH			4.8	5.3	6.0	7.2	10.0	ns			
t _{GHL} G-to-Pad LOW			4.8	5.3	6.0	7.2	10.0	ns			
t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading			8.0	8.9	10.1	11.9	16.7	ns			
t _{ACO} Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading			11.3	12.5	14.2	16.7	23.3	ns			
d _{TLH} Capacitive Loading, LOW to HIGH			0.04	0.04	0.05	0.06	0.08	ns/pF			
d _{THL} Capacitive Loading, HIGH to LOW			0.05	0.05	0.06	0.07	0.10	ns/pF			
CMOS Output Module Timing⁵											
t _{DLH} Data-to-Pad HIGH			4.5	5.0	5.6	6.6	9.3	ns			
t _{DHL} Data-to-Pad LOW			3.4	3.8	4.3	5.1	7.1	ns			
t _{ENZH} Enable Pad Z to HIGH			3.8	4.2	4.8	5.6	7.8	ns			
t _{ENZL} Enable Pad Z to LOW			4.2	4.6	5.3	6.2	8.7	ns			
t _{ENHZ} Enable Pad HIGH to Z			7.6	8.4	9.5	11.2	15.7	ns			
t _{ENLZ} Enable Pad LOW to Z			7.0	7.8	8.8	10.4	14.5	ns			
t _{GLH} G-to-Pad HIGH			7.1	7.9	8.9	10.5	14.7	ns			
t _{GHL} G-to-Pad LOW			7.1	7.9	8.9	10.5	14.7	ns			
t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading			8.0	8.9	10.1	11.9	16.7	ns			

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.0		1.1		1.3		1.5		2.1 ns
t _{INGO}	Input Latch Gate-to-Output		1.3		1.4		1.6		1.9		2.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{ILA}	Latch Active Pulse Width	4.7		5.2		5.9		6.9		9.7	ns

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		3.8 ns
t _{IRD2}	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3 ns
t _{IRD3}	FO = 3 Routing Delay		2.3		2.5		2.9		3.4		4.8 ns
t _{IRD4}	FO = 4 Routing Delay		2.5		2.8		3.2		3.7		5.2 ns
t _{IRD8}	FO = 8 Routing Delay		3.4		3.8		4.3		5.1		7.1 ns
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4 ns
		FO = 486	2.9		3.2		3.6		4.3		5.9 ns
t _{CKL}	Input HIGH to LOW	FO = 32	3.7		4.1		4.6		5.4		7.6 ns
		FO = 486	4.3		4.7		5.4		6.3		8.8 ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.2		2.4		2.7		3.2		4.5 ns
		FO = 486	2.4		2.6		3.0		3.5		4.9 ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.2		2.4		2.7		3.2		4.5 ns
		FO = 486	2.4		2.6		3.0		3.5		4.9 ns
t _{CKSW}	Maximum Skew	FO = 32	0.5		0.6		0.7		0.8		1.1 ns
		FO = 486	0.5		0.6		0.7		0.8		1.1 ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		ns
		FO = 486	0.0		0.0		0.0		0.0		ns
t _{HEXT}	Input Latch External Hold	FO = 32	2.8		3.1		3.5		4.1		5.7 ns
		FO = 486	3.3		3.7		4.2		4.9		6.9 ns
t _P	Minimum Period (1/f _{MAX})	FO = 32	4.7		5.2		5.7		6.5		10.9 ns
		FO = 486	5.1		5.7		6.2		7.1		11.9 ns

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Logic Module Sequential Timing^{3,4}											
t _{CO}	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t _{INGO}	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t _{ILA}	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay	1.3	1.5	1.7	2.0	2.7	ns				
t _{PDD}	Internal Decode Module Delay	1.6	1.8	2.0	2.4	3.3	ns				
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	0.9	1.0	1.2	1.4	2.0	ns				
t _{RD2}	FO = 2 Routing Delay	1.3	1.4	1.6	1.9	2.7	ns				
t _{RD3}	FO = 3 Routing Delay	1.6	1.8	2.0	2.4	3.4	ns				
t _{RD4}	FO = 4 Routing Delay	2.0	2.2	2.5	2.9	4.1	ns				
t _{RD5}	FO = 8 Routing Delay	3.3	3.7	4.2	4.9	6.9	ns				
t _{RDD}	Decode-to-Output Routing Delay	0.3	0.4	0.4	0.5	0.7	ns				
Logic Module Sequential Timing^{3, 4}											
t _{CO}	Flip-Flop Clock-to-Output	1.3	1.4	1.6	1.9	2.7	ns				
t _{GO}	Latch Gate-to-Output	1.3	1.4	1.6	1.9	2.7	ns				
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.3	0.3	0.4	0.5	0.7	ns				
t _{HD}	Flip-Flop (Latch) Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t _{RO}	Flip-Flop (Latch) Reset-to-Output	1.6	1.7	2.0	2.3	3.2	ns				
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.7	0.8	0.9	1.0	1.4	ns				
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.7	4.2	4.9	6.9	ns				
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	4.4	4.8	5.5	6.4	9.0	ns				
Synchronous SRAM Operations											
t _{RC}	Read Cycle Time	6.8	7.5	8.5	10.0	14.0	ns				
t _{WC}	Write Cycle Time	6.8	7.5	8.5	10.0	14.0	ns				
t _{RCKHL}	Clock HIGH/LOW Time	3.4	3.8	4.3	5.0	7.0	ns				
t _{RCO}	Data Valid After Clock HIGH/LOW	3.4	3.8	4.3	5.0	7.0	ns				
t _{ADSU}	Address/Data Set-Up Time	1.6	1.8	2.0	2.4	3.4	ns				
Synchronous SRAM Operations (continued)											
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t _{RENSU}	Read Enable Set-Up	0.6	0.7	0.8	0.9	1.3	ns				
t _{RENH}	Read Enable Hold	3.4	3.8	4.3	5.0	7.0	ns				
t _{WENSU}	Write Enable Set-Up	2.7	3.0	3.4	4.0	5.6	ns				
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{BENS}	Block Enable Set-Up	2.8	3.1	3.5	4.1	5.7	ns				
t _{BENH}	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCC	VCC
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	CLK, I/O	CLK, I/O
53	I/O	I/O
54	MODE	MODE
55	VCC	VCC
56	SDI, I/O	SDI, I/O
57	DCLK, I/O	DCLK, I/O
58	PRA, I/O	PRA, I/O
59	PRB, I/O	PRB, I/O
60	I/O	I/O

Table 49 • PL84


PL84	Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
84	I/O	VCCA	VCCA	VCCA	VCCA

Figure 41 • PQ100**Table 50 • PQ 100**

PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
1	NC	NC	I/O	I/O	
2	NC	NC	DCLK, I/O	DCLK, I/O	
3	NC	NC	I/O	I/O	
4	NC	NC	MODE	MODE	
5	NC	NC	I/O	I/O	
6	PRB, I/O	PRB, I/O	I/O	I/O	
7	I/O	I/O	I/O	I/O	
8	I/O	I/O	I/O	I/O	
9	I/O	I/O	GND	GND	
10	I/O	I/O	I/O	I/O	
11	I/O	I/O	I/O	I/O	
12	I/O	I/O	I/O	I/O	
13	GND	GND	I/O	I/O	
14	I/O	I/O	I/O	I/O	
15	I/O	I/O	I/O	I/O	
16	I/O	I/O	VCCA	VCCA	
17	I/O	I/O	VCCI	VCCI	
18	I/O	I/O	I/O	I/O	

Table 50 • PQ 100

PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
56	VCC	VCC	I/O	I/O	
57	I/O	I/O	GND	GND	
58	I/O	I/O	I/O	I/O	
59	I/O	I/O	I/O	I/O	
60	I/O	I/O	I/O	I/O	
61	I/O	I/O	I/O	I/O	
62	I/O	I/O	I/O	I/O	
63	GND	GND	I/O	I/O	
64	I/O	I/O	LP	LP	
65	I/O	I/O	VCCA	VCCA	
66	I/O	I/O	VCCI	VCCI	
67	I/O	I/O	VCCA	VCCA	
68	I/O	I/O	I/O	I/O	
69	VCC	VCC	I/O	I/O	
70	I/O	I/O	I/O	I/O	
71	I/O	I/O	I/O	I/O	
72	I/O	I/O	GND	GND	
73	I/O	I/O	I/O	I/O	
74	I/O	I/O	I/O	I/O	
75	I/O	I/O	I/O	I/O	
76	I/O	I/O	I/O	I/O	
77	NC	NC	I/O	I/O	
78	NC	NC	I/O	I/O	
79	NC	NC	SDI, I/O	SDI, I/O	
80	NC	I/O	I/O	I/O	
81	NC	I/O	I/O	I/O	
82	NC	I/O	I/O	I/O	
83	I/O	I/O	I/O	I/O	
84	I/O	I/O	GND	GND	
85	I/O	I/O	I/O	I/O	
86	GND	GND	I/O	I/O	
87	GND	GND	PRA, I/O	PRA, I/O	
88	I/O	I/O	I/O	I/O	
89	I/O	I/O	CLKA, I/O	CLKA, I/O	
90	CLK, I/O	CLK, I/O	VCCA	VCCA	
91	I/O	I/O	I/O	I/O	
92	MODE	MODE	CLKB, I/O	CLKB, I/O	

Figure 43 • PQ160**Table 52 • PQ160**

PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O
2	DCLK, I/O	DCLK, I/O	DCLK, I/O
3	NC	I/O	I/O
4	I/O	I/O	WD, I/O
5	I/O	I/O	WD, I/O
6	NC	VCCI	VCCI
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	NC	I/O	I/O
11	GND	GND	GND
12	NC	I/O	I/O
13	I/O	I/O	WD, I/O
14	I/O	I/O	WD, I/O
15	I/O	I/O	I/O
16	PRB, I/O	PRB, I/O	PRB, I/O
17	I/O	I/O	I/O
18	CLKB, I/O	CLKB, I/O	CLKB, I/O
19	I/O	I/O	I/O
20	VCCA	VCCA	VCCA

Table 54 • PQ240


PQ240	
Pin Number	A42MX36 Function
163	WD, I/O
164	WD, I/O
165	I/O
166	QCLKA, I/O
167	I/O
168	I/O
169	I/O
170	I/O
171	I/O
172	VCCI
173	I/O
174	WD, I/O
175	WD, I/O
176	I/O
177	I/O
178	TDI, I/O
179	TMS, I/O
180	GND
181	VCCA
182	GND
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	I/O
189	I/O
190	I/O
191	I/O
192	VCCI
193	I/O
194	I/O
195	I/O
196	I/O
197	I/O
198	I/O
199	I/O

Table 56 • VQ100

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
57	I/O	I/O
58	I/O	I/O
59	I/O	I/O
60	I/O	I/O
61	I/O	I/O
62	LP	LP
63	VCCA	VCCA
64	VCCI	VCCI
65	VCCA	VCCA
66	I/O	I/O
67	I/O	I/O
68	I/O	I/O
69	I/O	I/O
70	GND	GND
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	I/O	I/O
75	I/O	I/O
76	I/O	I/O
77	SDI, I/O	SDI, I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O
81	I/O	I/O
82	GND	GND
83	I/O	I/O
84	I/O	I/O
85	PRA, I/O	PRA, I/O
86	I/O	I/O
87	CLKA, I/O	CLKA, I/O
88	VCCA	VCCA
89	I/O	I/O
90	CLKB, I/O	CLKB, I/O
91	I/O	I/O
92	PRB, I/O	PRB, I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	84	I/O	I/O	WD, I/O
	85	I/O	I/O	WD, I/O
	86	NC	I/O	I/O
	87	SDO, I/O	SDO, I/O	SDO, TDO, I/O
	88	I/O	I/O	I/O
	89	GND	GND	GND
	90	I/O	I/O	I/O
	91	I/O	I/O	I/O
	92	I/O	I/O	I/O
	93	I/O	I/O	I/O
	94	I/O	I/O	I/O
	95	I/O	I/O	I/O
	96	NC	I/O	I/O
	97	NC	I/O	I/O
	98	I/O	I/O	I/O
	99	I/O	I/O	I/O
	100	I/O	I/O	I/O
	101	NC	NC	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	GND	GND	GND
	107	NC	I/O	I/O
	108	NC	I/O	TCK, I/O
	109	LP	LP	LP
	110	VCCA	VCCA	VCCA
	111	GND	GND	GND
	112	VCCI	VCCI	VCCI
	113	VCCA	VCCA	VCCA
	114	NC	I/O	I/O
	115	NC	I/O	I/O
	116	NC	VCCA	VCCA
	117	I/O	I/O	I/O
	118	I/O	I/O	I/O
	119	I/O	I/O	I/O
	120	I/O	I/O	I/O

Figure 50 • CQ256**Table 59 • CQ256**


CQ256	
Pin Number	A42MX36 Function
1	NC
2	GND
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	GND
11	I/O
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
207	I/O
208	I/O
209	QCLKC, I/O
210	I/O
211	WD, I/O
212	WD, I/O
213	I/O
214	I/O
215	WD, I/O
216	WD, I/O
217	I/O
218	PRB, I/O
219	I/O
220	CLKB, I/O
221	I/O
222	GND
223	GND
224	VCCA
225	VCCI
226	I/O
227	CLKA, I/O
228	I/O
229	PRA, I/O
230	I/O
231	I/O
232	WD, I/O
233	WD, I/O
234	I/O
235	I/O
236	I/O
237	I/O
238	I/O
239	I/O
240	QCLKD, I/O
241	I/O
242	WD, I/O
243	GND

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
244	WD, I/O
245	I/O
246	I/O
247	I/O
248	VCCI
249	I/O
250	WD, I/O
251	WD, I/O
252	I/O
253	SDI, I/O
254	I/O
255	GND
256	NC

Figure 51 • BG272**Table 60 • BG272**

BG272	
Pin Number	A42MX36 Function
A1	GND
A2	GND
A3	I/O
A4	WD, I/O
A5	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
C3	GND
C4	I/O
C5	WD, I/O
C6	I/O
C7	QCLKC, I/O
C8	I/O
C9	I/O
C10	CLKB
C11	PRA, I/O
C12	WD, I/O
C13	I/O
C14	QCLKD, I/O
C15	I/O
C16	WD, I/O
C17	SDI, I/O
C18	I/O
C19	I/O
C20	I/O
D1	I/O
D2	I/O
D3	I/O
D4	I/O
D5	VCCI
D6	I/O
D7	I/O
D8	VCCA
D9	WD, I/O
D10	VCCI
D11	I/O
D12	VCCI
D13	I/O
D14	VCCI
D15	I/O
D16	VCCA
D17	GND
D18	I/O
D19	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
D20	I/O
E1	I/O
E2	I/O
E3	I/O
E4	VCCA
E17	VCCI
E18	I/O
E19	I/O
E20	I/O
F1	I/O
F2	I/O
F3	I/O
F4	VCCI
F17	I/O
F18	I/O
F19	I/O
F20	I/O
G1	I/O
G2	I/O
G3	I/O
G4	VCCI
G17	VCCI
G18	I/O
G19	I/O
G20	I/O
H1	I/O
H2	I/O
H3	I/O
H4	VCCA
H17	I/O
H18	I/O
H19	I/O
H20	I/O
J1	I/O
J2	I/O
J3	I/O
J4	VCCI